Concurrent fault simulation for logic designs

Details Concurrent fault simulation for logic designs Concurrent fault simulation for logic designs

1986-01-31

1988-09-06

Atkinson, Charles E.

Excavating

G01R 3128, G06F 1100

Patent

active

047698179

ABSTRACT:
A system for concurrent evaluation of the effect of multiple faults in a logic design being evaluated is particularly useful in the design of very large scale integrated circuits for developing a compact input test set which will permit locating a predetermined percentage of all theoretically possible fault conditions in the manufactured chips. The system includes logic evaluation hardware for simulating a given logic design and evaluating the complete operation thereof prior to committing the design to chip fabrication. In addition, and concurrently with the logic design evaluation, the system includes means for storing large number of predetermined fault conditions for each gate in the design, and for evaluating the "fault operation" for each fault condition for each gate, and comparing the corresponding results against the "good machine" operation, and storing the fault operation if different from the good operation. By repeating the process on an event-driven basis from gate to subsequently affected gates throughout the design, a file of all fault effects can be developed from which an input test set for the logic design can be developed based on considerations of the required percentage of all possible faults to be detected and the time that can be allowed for testing of each chip. Special hardware is provided for identifying and eliminating hyperactive or oscillating faults to maintain processing efficiency.

REFERENCES:
patent: 3715573 (1973-02-01), Vogelsberg
patent: 3775598 (1973-11-01), Chao et al.
patent: 4228537 (1980-10-01), Henckels et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4601032 (1986-07-01), Robinson
"The Concurrent Simulation of Nearly Identical Digital Networks," by E. Ulrich and T. Baker, GTE Laboratories, Inc., Waltham. MA 02154.
"High-Speed Concurrent Fault Simulation With Vectors and Scalars," by E. Rlfich, D. Lacy, N. Phillips, J. Tellier, et al., Digital Equipment Corp.
"An Accurate Functional Level Concurrent Fault Simulator", by M. d'Abreu, Honeywell Information Systems, and E. Thompson, University of Texas.

Affiliated with

Also associated with

Rating

Concurrent fault simulation for logic designs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Concurrent fault simulation for logic designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent fault simulation for logic designs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1611342