Boots – shoes – and leggings
Patent
1993-12-09
1995-03-28
Mai, Tan V.
Boots, shoes, and leggings
G06F 738
Patent
active
054023688
ABSTRACT:
A first selector outputs either an output of an ALU (arithmetic logic unit) or a first clipped value to a first bus. A temporary register holds the output signal of the ALU, and a second selector outputs either the output signal of the temporary register or a second clipped value. A controller causes an operation result regarding lower data of first and second operands to be stored in the temporary register in a first cycle of the ALU when each of the first and second operands consists of 2n bits while the ALU operates on n bits per cycle thereof. When an operation result regarding upper data of the first and second operands overflows in a second cycle of the ALU, the controller causes the first and second selectors to output the first and second clipped values. When the operation result regarding the upper data does not overflow, the controller causes the first and second selector to respectively output the output signals of the ALU and the temporary register.
REFERENCES:
patent: 4811268 (1989-03-01), Nishitani et al.
patent: 4852040 (1989-07-01), Oota
patent: 4945506 (1990-07-01), Baji et al.
patent: 4945507 (1990-07-01), Ishida et al.
Ido Takaaki
Murakami Hiroko
Yamada Kenzi
Yoshida Matsuju
Fujitsu Limited
Fujitsu VLSI Limited
Mai Tan V.
LandOfFree
Computing unit and digital signal processor using the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computing unit and digital signal processor using the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computing unit and digital signal processor using the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2256286