1994-03-21
1998-01-06
Harrell, Robert B.
395500, 395460, 395465, 395411, G06F 1300
Patent
active
057064652
ABSTRACT:
An auxiliary data processor having an built-in multi-entry data memory is directly connected to a main storage, and executes, directly accessing the main storage, commands sent from a plurality of instruction processors. One data memory entry is assigned to an instruction processor that issued a command, and reserves data fetched from the main storage in response to the command so that the next command can use part of that data. A tag circuit holds an identifier of each instruction processor to which a data memory entry has been assigned and the address and length of data hold in that entry, and see that each command uses the reserved data correctly. Each instruction processor selects commands to be sent to the auxiliary data processor depending upon the conditions of operands. A large amount of data is processed at a high rate, minimizing cache pollution.
REFERENCES:
patent: 4408275 (1983-10-01), Kubo et al.
patent: 4961162 (1990-10-01), Nguyenphu et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5291586 (1994-03-01), Jen et al.
patent: 5379393 (1995-01-01), Yang
patent: 5381531 (1995-01-01), Hanawa et al.
Irie Naohiko
Kuriyama Kazunori
Kurokawa Hiroshi
Harrell Robert B.
Hitachi , Ltd.
Najjar Saleh
LandOfFree
Computers having cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computers having cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computers having cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337581