Computer with multiple processors having varying priorities for

Details Computer with multiple processors having varying priorities for Computer with multiple processors having varying priorities for

1991-01-10

1992-07-21

Lee, Thomas C.

Boots, shoes, and leggings

3642281, 3642428, 3642463, 3642464, 3642544, 36493146, 3649571, 3649663, 364DIG1, 395800, 395725, G06F 946, G06F 1206, G06F 1516

Patent

active

051330598

ABSTRACT:
A parallel processing computer is disclosed in which a plurality of memory elements (e.g., caches) are accessable by a plurality of processors, and in which a fixed access priority for the processors is varied periodically to reduce differences in processing times between the processors in applications where memory access conflicts occur. The variation in priority is done infrequently enough so as not to disturb the ability of the system to avoid memory access conflicts by falling into a "lockstep" condition, in which the fixed priority combined with a selected interleaving of the memory elements produces a memory access pattern that, for certain memory strides, produces no memory access conflicts.

REFERENCES:
patent: 3931613 (1976-01-01), Gruner et al.
patent: 4009470 (1977-02-01), Danilenko et al.
patent: 4048623 (1977-09-01), Gruner
patent: 4232294 (1980-11-01), Burke et al.
patent: 4293910 (1981-10-01), Flusche et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4550367 (1985-10-01), Hattori et al.
patent: 4564900 (1986-01-01), Smitt
patent: 4586133 (1986-04-01), Steckler
patent: 4636942 (1987-01-01), Chen et al.
patent: 4638431 (1987-01-01), Nishimura
patent: 4661900 (1987-04-01), Chen et al.
patent: 4663756 (1987-05-01), Retterath
patent: 4722046 (1988-01-01), Kasrazadeh et al.
patent: 4783736 (1988-11-01), Ziegler et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4953081 (1990-08-01), Feal et al.
Weik, M., Standard Dictionary of Computers and Information Processing, 1969, pp. 167 and 168.
Ziegler, M. L., U.S. patent application Ser. No. 757,859, filed Jul. 22, 1985, "Digital Computer with Multisection Cache".
Driscoll, G. C. et al., "Split Cache with Variable Interleave Boundary", IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 5183-5186.
Yamour, J., "Odd/Even Interleave Cache with Optimal Hardware Array Cost, Cycle Time and Variable Data Port Width", IBM Technical Disclosure Bulletin, vol. 23, No. 7B, Dec. 1980, pp. 3461-3463.
Smith, Alan J., "Cache Memories", ACM Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Hoogendoorn, "Reduction of Memory Interference in Multiprocessor Systems", IEEE Proceedings of the 4th Annual Symposium on Computer Architecture, Mar. 1977.
Kuck, David J., "Parallel Processor Architecture-A Survey", 1975 Sagamore Computer Conference on Parallel Processing, pp. 15-39.
Fielland et al., "32-bit Computer System Shares Load Equally Among up to 12 Processors", Electronic Design, Sep. 6, 1984, pp. 153-162, 164, 166, 168.
Yeh et al., "Shared Cache for Multiple-Stream Computer Systems", IEEE Transactions on Computers, vol. C-32, No. 1, Jan. 1983, pp. 38-47.

Affiliated with

Also associated with

Rating

Computer with multiple processors having varying priorities for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer with multiple processors having varying priorities for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer with multiple processors having varying priorities for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-851289