Boots – shoes – and leggings
Patent
1989-09-12
1990-09-18
Chan, Eddie P.
Boots, shoes, and leggings
364900, 3649272, 3649642, 364964, G06F 314, G06F 1520
Patent
active
049583042
ABSTRACT:
A CPU with an interface to two different RAMs which operate at different rates. The interface circuit includes a decoder which examines the addresses from the CPU and determines whether a faster cycle or slower cycle is needed. The slow RAM provides video signals to a video display. The fast RAM includes an image of the video signals stored in the first RAM. When the video signals are read by the CPU, they are read only from the fast RAM, however, when it is necessary to update the video signals, they are written into both the slow and fast RAMs.
REFERENCES:
patent: 3231863 (1966-01-01), Ulfsparre
patent: 4110823 (1978-08-01), Cronshaw et al.
patent: 4150364 (1979-04-01), Baltzer
patent: 4298931 (1981-11-01), Tachiuchi et al.
patent: 4366540 (1982-12-01), Berglund et al.
patent: 4388621 (1983-06-01), Komatsu et al.
patent: 4435775 (1984-03-01), Brantingham et al.
patent: 4484261 (1984-11-01), Brantingham
patent: 4486856 (1984-12-01), Heckel et al.
patent: 4511965 (1985-04-01), Rajaram
patent: 4609996 (1986-09-01), Kummer
patent: 4628467 (1986-12-01), Nishi et al.
patent: 4639721 (1987-01-01), Eto et al.
patent: 4682297 (1987-07-01), Iwami
patent: 4747081 (1988-05-01), Heilveil et al.
patent: 4780712 (1988-10-01), Itaya et al.
patent: 4791580 (1988-12-01), Sherrill et al.
Apple Computer Inc.
Chan Eddie P.
Kriess Kevin A.
LandOfFree
Computer with interface for fast and slow memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer with interface for fast and slow memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer with interface for fast and slow memory circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1576103