Boots – shoes – and leggings
Patent
1981-06-29
1985-03-05
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 900, G06F 1300
Patent
active
045034915
ABSTRACT:
A computer system has an addressing capability many times greater than the number of address which can be generated by its binary address lines through the use of a plurality of addressable banks (14, 16, 18, 22, 30, 34) (memory, addressable peripherals or addressable system controls) in each of a plurality of different ranges, (II, III, IV) with several different banks in each of said plural address ranges being useable in combination for any given mode of operation or program. Bank selection within an address range is effected within program control by first supplying (1) an address which enables a bank select decoding latch (28), and (2) a data code for selecting the desired bank, whereupon the bank will be latched and enabled for use in a later normal addressing operation. ROM banks (14, 16, 18), implemented in monolithic circuit form, are selected by decoder latch outputs (D2, D1, D0) which cause the bank (40) to be energized from a non-energized state, thereby eliminating (1) the need for a separate chip-select terminal, and (2) standby power consumption. Addressable peripheral equipment and system controls (30, 34) (non-ROM hardware) are mapped in an address range (III) containing ROM banks. Writing to this address range automatically goes to the non-ROM hardware since the ROM banks are incapable of receiving data. Reading from the non-ROM hardware is effected by preselecting non-ROM hardware through the use of specific data codes.
REFERENCES:
patent: 3803554 (1974-04-01), Bock et al.
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3866176 (1975-02-01), Baitinger et al.
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4148099 (1979-04-01), Lauffer et al.
patent: 4151611 (1979-04-01), Sugawara et al.
patent: 4281392 (1981-07-01), Grants et al.
patent: 4368515 (1983-01-01), Nielsen
patent: 4443865 (1984-04-01), Schultz et al.
patent: 4446341 (1984-05-01), Rubin
A. Blum et al., Fast Multichip Memory System with Power Select Signal, IBM Technical Disclosure Bulletin, vol. 22, No. 3, (Aug. 1979), pp. 1057-1058.
Forker John S.
Lushtak Alexander S.
Matsushita Electric - Industrial Co., Ltd.
Williams, Jr. A. E.
Zache Raulfe B.
LandOfFree
Computer with expanded addressing capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer with expanded addressing capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer with expanded addressing capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1737831