Boots – shoes – and leggings
Patent
1980-09-25
1983-05-31
Zache, Raulfe B.
Boots, shoes, and leggings
365230, G06F 932, G06F 946, G06F 1300
Patent
active
043864023
ABSTRACT:
The processor's interrupt stack memory and cache memory share a common data memory and are accessed using virtual addresses. A separate address translation buffer (ATB) is used for both the interrupt stack memory and cache memory to perform the virtual address to real address translations which are required to access the common data memory. The cache ATB and a cache controller provide the addressing to access cache data words in the common memory; whereas the interrupt stack ATB alone provides the addressing necessary to access the interrupt stack data words in the common memory.
REFERENCES:
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4068303 (1978-01-01), Morita
patent: 4149245 (1979-04-01), Gannon et al.
patent: 4164017 (1979-08-01), Randell et al.
patent: 4167779 (1979-09-01), Sullivan et al.
patent: 4197580 (1980-04-01), Chang et al.
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4298929 (1981-11-01), Capozzi
patent: 4322795 (1982-03-01), Lange et al.
patent: 4354232 (1982-10-01), Ryan
Bell Telephone Laboratories Incorporated
Visserman P.
Williams Jr. Archie E.
Zache Raulfe B.
LandOfFree
Computer with dual vat buffers for accessing a common memory sha does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer with dual vat buffers for accessing a common memory sha, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer with dual vat buffers for accessing a common memory sha will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2248261