Boots – shoes – and leggings
Patent
1988-06-16
1990-02-13
Anderson, Lawrence E.
Boots, shoes, and leggings
364736, 3642281, 3642384, 3642301, 3642448, G06F 946, G06F 1516
Patent
active
049012304
ABSTRACT:
A multiprocessing system and method for multiprocessing is disclosed. A pair of processors are provided, and each are connected to a central memory through a plurality of memory reference ports. The processors are further each connected to a plurality of shared registers which may be directly addressed by either processor at rates commensurate with intra-processor operation. The shared registers include registers for holding scalar and address information and registers for holding information to be used in coordinating the transfer of information through the shared registers. A multiport memory is provided and includes a conflict resolution circuit which senses and prioritizes conflicting references to the central memory. Each CPU is interfaced with the central memory through three ports, with each of the ports handling different ones of several different types of memory references which may be made. At least one I/O port is provided to be shared by the processors in transferring information between the central memory and peripheral storage devices. A vector register design is also disclosed for use in vector processing computers, and provides that each register consist of at least two independently addressable memories, to deliver data to or accept data from a functional unit. The method of multiprocessing permits multitasking in the multiprocessor, in which the shared registers allow independent tasks of different jobs or related tasks of a single job to be run concurrently, and facilitate multithreading of the operating system by permitting multiple critical code regions to be independently synchronized.
REFERENCES:
patent: 3348210 (1967-10-01), Ochsner
patent: 3643227 (1972-02-01), Smith et al.
patent: 3916383 (1975-10-01), Malcolm
patent: 4047161 (1977-09-01), Davis
patent: 4104720 (1978-08-01), Gruner
patent: 4128880 (1978-12-01), Cray
patent: 4130864 (1978-12-01), Schlotterer
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4270181 (1981-05-01), Tanakura et al.
patent: 4280176 (1981-07-01), Tan
patent: 4293941 (1981-10-01), Muraoka et al.
patent: 4310879 (1982-01-01), Pandeya
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4374410 (1983-02-01), Sakai et al.
patent: 4380798 (1983-04-01), Shannon et al.
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4394725 (1983-07-01), Bienvenu et al.
patent: 4394727 (1983-07-01), Hoffman et al.
patent: 4394730 (1983-07-01), Suzuki et al.
patent: 4400769 (1983-08-01), Kaneda et al.
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4455602 (1984-06-01), Baxter, III et al.
patent: 4489381 (1984-12-01), Lavallee et al.
patent: 4490786 (1984-12-01), Nakatani
patent: 4493027 (1985-01-01), Katz et al.
patent: 4493036 (1985-01-01), Boudreau et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4509140 (1985-04-01), Cheung
patent: 4517640 (1985-05-01), Hattori et al.
patent: 4563738 (1986-01-01), Klan
Computer Systems Architecture, by Baer, copyright 1980, pp. 508-517, 550-561.
Chen Steve S.
Schiffleger Alan J.
Anderson Lawrence E.
Cray Research Inc.
LandOfFree
Computer vector multiprocessing control with multiple access mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer vector multiprocessing control with multiple access mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer vector multiprocessing control with multiple access mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1173193