Computer system with varied data transfer speeds between system

Details Computer system with varied data transfer speeds between system Computer system with varied data transfer speeds between system

1994-08-19

1998-06-02

Robertson, David L.

395280, H01J 100

Patent

active

057615330

ABSTRACT:
A computer system is provided, comprising system memory and a memory controller which resides on a system bus for controlling access to the system memory, a bus interface unit and a direct memory access controller also residing on the system bus, and a central processing unit electrically connected with the memory controller which is able to read and write data to the system memory via the memory controller. The memory controller and the bus interface unit each operate, when either is in control of the system bus, at a clock frequency which is a multiple of the clock frequency at which the direct memory access controller operates on the system bus. The memory controller and the bus interface unit each operate, when the direct memory access controller is in control of the system bus, at the same clock frequency as that of the direct memory access controller. The clock frequencies of the memory controller, the bus interface unit and the direct memory access controller are each synchronized in time. The computer system thereby permits system bus devices, operating at different clock frequencies, to coexist on the system bus without hindering the performance of the faster speed devices.

REFERENCES:
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4245307 (1981-01-01), Kapeghian et al.
patent: 4499536 (1985-02-01), Gemma et al.
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4561024 (1985-12-01), Tamura
patent: 4807121 (1989-02-01), Halford
patent: 4851990 (1989-07-01), Johnson et al.
patent: 4860111 (1989-08-01), Shimizu et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4954951 (1990-09-01), Hyatt
patent: 5097437 (1992-03-01), Larson
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5175864 (1992-12-01), Tairaku et al.
patent: 5179667 (1993-01-01), Iyer
patent: 5193193 (1993-03-01), Iyer
patent: 5280486 (1994-01-01), Arkin et al.
patent: 5301343 (1994-04-01), Alvarez
patent: 5313587 (1994-05-01), Patel et al.
patent: 5329471 (1994-07-01), Swoboda et al.

Affiliated with

Also associated with

Rating

Computer system with varied data transfer speeds between system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system with varied data transfer speeds between system , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with varied data transfer speeds between system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1473129