Boots – shoes – and leggings
Patent
1989-12-05
1992-07-28
Hecker, Stuart N.
Boots, shoes, and leggings
36424341, 364246, 364247, 3642613, 3642624, 364DIG1, G06F 932, G06F 942, G06F 1202, G06F 946
Patent
active
051345617
ABSTRACT:
A register management system has more physical registers for general purpose use than are named in the architectural system. A renaming system identifies particular physical registers to perform as architected addressable or general purpose registers. An array control list (ACL) is provided to monitor the assignment and status of the physical registers. A decode register assignment list (DRAL) is provided to monitor the status of all of the architected registers and the correspondence to physical registers. A back-up register assignment list (BRAL) is used to preserve old status information while out of sequence and conditional branch instructions are executed. The physical registers may retain multiple copies of individual addressable registers representing the contents at different stages of execution. The addressable register status may be restored if instruction execution is out of sequence or on a conditional branch causing a problem requiring restoration. The register management system may be used in a processor having multiple execution units of different types.
REFERENCES:
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4390946 (1983-06-01), Lane
patent: 4471433 (1984-09-01), Matsumoto et al.
patent: 4477872 (1984-10-01), Losq et al.
patent: 4566063 (1986-01-01), Zolnowsky et al.
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4612612 (1986-09-01), Woffinden
patent: 4691277 (1987-09-01), Kronstadt et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4725947 (1988-02-01), Shonai
patent: 4733346 (1988-03-01), Tanaka
patent: 4736288 (1988-04-01), Shintani
patent: 4742451 (1988-05-01), Bruckert et al.
patent: 4750112 (1988-06-01), Jones
patent: 4752873 (1988-06-01), Shonai
patent: 4755966 (1988-07-01), Lee et al.
patent: 4760519 (1988-07-01), Papworth
patent: 4760520 (1988-07-01), Shintani
patent: 4763245 (1988-08-01), Emma et al.
patent: 4777594 (1988-10-01), Jones
patent: 4807115 (1989-02-01), Torng
patent: 4831515 (1989-05-01), Kamada
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4901233 (1990-02-01), Liptay
Pupa 62-47747, Patent Abstracts of Japan, Sect P, Section No. 601, vol. 11, No. 236, p. 73, Prefetching Control Processor.
Pupa 61-45359, Patent Abstracts of Japan, Sect. P, Section No. 477, vol. 10, No. 202, p. 146, Information Processor.
Pupa 61-55741, Patent Abstracts of Japan, Sect P, Section No. 482, vol. 10, No. 220, p. 47, Arithmatic Processor.
Pupa 61-262933, Patent Abstracts of Japan, Sect P, Section No. 566, vol. 11, No. 116, p. 132, Control System for Electronic Computer.
IBM Technical Disclosure Bulletin, vol. 24, No. 3, Aug. 1981, pp. 1404-1405-"General Purpose Register Extension" by S. M. Desai.
IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun. 1982, pp. 86-87, "Vector-Register Rename Mechanism" by D. C. Tjon-Pian-Gi.
IBM Technical Disclosure Bulletin, vol. 29, No. 3, Aug. 1986, 991-993-"Use of a Second Set of General Purpose Registers to Allow Changing . . . Branch Resolution" by P. G. Emma et al.
Hecker Stuart N.
International Business Machines - Corporation
Ludwin Richard M.
Pappas George C.
LandOfFree
Computer system with logic for writing instruction identifying d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with logic for writing instruction identifying d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with logic for writing instruction identifying d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1690946