Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1992-07-24
1994-03-08
Ray, Gopal C.
Static information storage and retrieval
Magnetic bubbles
Guide structure
365 49, 36518901, 36523001, 36523003, 364243, 3642434, 36424341, 36424344, 3642281, 364DIG1, G06F 1202, G06F 1300
Patent
active
052936228
ABSTRACT:
A computer system has a cache located between input/output devices and a main system memory. All system memory accesses by the input/output devices are made through the cache. Memory accesses through the cache are limited to those addresses which are accessible to a central processor and input/output devices. All access to such addresses by the central processor are made through the cache.
REFERENCES:
patent: 4051461 (1977-09-01), Hashimoto et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4264953 (1981-04-01), Donglas et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4445174 (1984-04-01), Fletcher
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5140681 (1992-08-01), Uchiyama et al.
patent: 5195089 (1993-03-01), Sindhu et al.
patent: 5228136 (1993-07-01), Shimizu et al.
patent: 5247648 (1921-09-01), Watkins et al.
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5265235 (1993-11-01), Sindhu et al.
"Coherence Problem in a Multicache System", by W. Yen and K. Fu, IEEE, 1982, pp. 332-339.
Andrew W. Wilson, Jr., "Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors" Computer Architecture Conference (IEEE/ACM), 1987, pp. 244-252.
IBM Technical Disclosure Bulletin, vol. 29, No. 4, Sep. 1986, "Translated Address Cache in Computer Systems with Extended Memory Addressing" pp. 1483-1484.
Nicholson James O.
O'Quin, II John T.
O'Quin, III John C.
Strietelmeier Frederick E.
Dillon Andrew J.
Hill Kenneth C.
International Business Machines - Corporation
Ray Gopal C.
LandOfFree
Computer system with input/output cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with input/output cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with input/output cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-162578