Computer system with dual ported memory controller and concurren

Details Computer system with dual ported memory controller and concurren Computer system with dual ported memory controller and concurren

1996-05-06

1997-10-28

Swann, Tod R.

Static information storage and retrieval

Magnetic bubbles

Guide structure

365222, 3649649, 395431, 395432, 395494, 395495, 395476, 395477, G06F 1314

Patent

active

056824980

ABSTRACT:
A memory controller for controlling access to a memory array from a microprocessor and a plurality of devices is described. The memory controller also allows access between the microprocessor and the plurality of devices. The memory controller interfaces the microprocessor and the plurality of devices. The memory controller comprises an interface circuit coupled to the microprocessor and the plurality of devices to receive an access request from one of the microprocessor and the plurality of devices for determining whether the access request is a memory access request for the memory array. A memory control circuit is coupled to the interface circuit for controlling access to the memory array when the access request is the memory access request. A refresh control circuit is coupled to the memory control circuit and the interface circuit for causing the memory control circuit to refresh the memory array when the access request received in the interface circuit is a non-memory access request such that the memory array is refreshed concurrently with handling of the non-memory access request by the interface circuit. A method of causing the memory controller to concurrently refresh the memory array is also described.

REFERENCES:
patent: 4829467 (1989-05-01), Ogata
patent: 4954951 (1990-09-01), Hyatt
patent: 5072420 (1991-12-01), Conley et al.
patent: 5184325 (1993-02-01), Lipovski
patent: 5193193 (1993-03-01), Iyer
patent: 5253214 (1993-10-01), Hermann
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5265231 (1993-11-01), Nuwayser
patent: 5276858 (1994-01-01), Oak et al.
patent: 5317709 (1994-05-01), Sugimoto
patent: 5345577 (1994-09-01), Chan et al.
patent: 5418920 (1995-05-01), Kuddes
Hamacher et al., Computer Organization, 1990, 315-329.
Alan Clements, Microprocessor Systems Design, 1992, pp. 419-452.
"82369 DRAM Controller," Intel Peripheral Components, pp. 1-522 through 1-700 (1993).

Affiliated with

Also associated with

Rating

Computer system with dual ported memory controller and concurren does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system with dual ported memory controller and concurren, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with dual ported memory controller and concurren will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1032041