Boots – shoes – and leggings
Patent
1994-08-26
1995-12-26
Swann, Tod R.
Boots, shoes, and leggings
395479, 395413, 395419, 364DIG1, G06F 1202
Patent
active
054796393
ABSTRACT:
A computer system wherein a paging technique is used to expand the useable non-volatile memory capacity beyond a fixed address space limitation. The computer system of the preferred embodiment includes a flash memory component for storing non-volatile code and data including a system BIOS in the upper 128K of memory. The useful BIOS memory space is effectively increased while maintaining the address boundary of the upper 128K region. The address space of the non-volatile memory device is logically separated into distinct pages of memory (Pages 1-4). Using the apparatus and techniques of the present invention, Page 1, Page 3 and Page 4 may be individually swapped into the address space originally occupied by Page 1 (the swappable page area). In the preferred embodiment, Page 2 is held static and thus is not used as a swap area. Each of the swappable pages, Page 1, Page 3, and Page 4, contain processing logic called swapping logic used during the swapping or paging operation. The swapping logic operates in conjunction with paging hardware to effect the swapping of pages into the swappable page area. The high order processor address lines are input by a page decoder. The page decoder is used to modify the address actually presented to the non-volatile memory device. A page register provides a means by which the processor may select a page in non-volatile memory. In an alternative embodiment of the present invention, several different forms of configuration or identification information may be stored in a page of non-volatile memory.
REFERENCES:
patent: 4153937 (1979-05-01), Poland
patent: 4290104 (1981-09-01), Holtey et al.
patent: 4374417 (1983-02-01), Bradley et al.
patent: 4441155 (1984-04-01), Fletcher et al.
patent: 4443847 (1984-04-01), Bradley et al.
patent: 4608632 (1986-08-01), Kummer
patent: 4763333 (1988-08-01), Byrd
patent: 4799145 (1989-01-01), Goss et al.
patent: 4831522 (1989-05-01), Henderson et al.
patent: 4862349 (1989-04-01), Foreman et al.
patent: 5034915 (1991-07-01), Styrna et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5117492 (1992-05-01), Nash
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5134580 (1992-07-01), Bertram et al.
patent: 5136713 (1992-08-01), Bealkowski et al.
patent: 5142680 (1992-08-01), Ottman et al.
patent: 5210875 (1993-05-01), Bealkowski et al.
Markus A. Levy, "Designing with Flash Memory", Circuit Cellar Ink, Dec. 1990, pp. 50-58.
Jerry Jex, "Flash Memory BIOS For PC and Notebook Computers", IEEE, 1990, pp. 692-695.
Waite, et al., "Soul of CP/M", Howard W. Sams and Co., 1983, pp. 2-7, 177-182 and 279-322.
Waite et al., "CP/M Bible", 1983, pp. 5-22 and 100.
Brett Glass, "The IBM PC BIOS", Byte, Apr. 1989, pp. 303-310.
Gus Venditto, "Pipeline", PC Magazine vol. 9, No. 3, Feb. 1990, pp. 1-3.
Bill Machrone, "Bill Machrone", PC Magazine, vol. 9, No. 7, Apr. 1990, pp. 1-2.
Gus Venditto, "Intel's flash memory poised to give laptops their next great leap", PC Magazine vol. 9, No. 14, Aug. 1990, pp. 1-3.
John H. Wharton, "FLASH! memory technology marches on", Microprocessor Report, Aug. 1990, pp. 1-4.
Christeson Orville H.
Ewertz James H.
Gabel Douglas L.
Murphy Sean T.
Intel Corporation
Nguyen Hiep T.
Swann Tod R.
LandOfFree
Computer system with a paged non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with a paged non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with a paged non-volatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1376593