Patent
1996-05-07
1997-02-18
Swann, Tod R.
395440, G06F 1200, G06F 1214
Patent
active
056048807
ABSTRACT:
In a computer system having a central processing unit (CPU) coupled to a memory, a method is described for identifying whether the memory is a first type of memory or a second type of memory. A programming voltage is decoupled from a control circuit of the memory such that the control circuit is disabled from accessing a memory array of the memory during a write operation of the memory. The memory is then accessed from the CPU through the write operation for a device identification from the memory. The first type of memory includes the device identification and the second type of memory does not include the device identification. Data integrity of the memory is maintained during the write operation because the memory array of the memory is not accessed during the operation. The memory is then identified as the first type of memory if the CPU receives the device identification from the memory. The memory is identified as the second type of memory if the CPU does not receive the device identification from the memory.
REFERENCES:
patent: 5175719 (1992-12-01), Iimura
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5267213 (1993-11-01), Sung et al.
patent: 5307320 (1994-04-01), Farrer
patent: 5457659 (1995-10-01), Schaefer
patent: 5541904 (1996-07-01), Fite
patent: 5541905 (1996-07-01), Aramaki
1991 Memory Products Handbook, Intel Corporation, pp. 6-55 through 6-80 (1991).
Chow Christopher S.
Intel Corporation
Swann Tod R.
LandOfFree
Computer system with a memory identification scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with a memory identification scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with a memory identification scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1608747