Boots – shoes – and leggings
Patent
1993-03-22
1995-12-12
Chan, Eddie R.
Boots, shoes, and leggings
395490, 364DIG1, 3642329, 3642466, 3642468, G06F 1214
Patent
active
054758297
ABSTRACT:
A memory controller which makes maximum use of any processor pipelining and runs a large number of cycles concurrently. The memory controller can utilize different speed memory devices at their desired optimal speeds. The functions are performed by a plurality of simple, interdependent state machines, each responsible for one small portion of the overall operation. As each state machine reaches has completed its function, it notifies a related state machine that it can now proceed and proceeds to wait for its next start or proceed indication. The next state machine operates in a similar fashion. The state machines responsible for the earlier portions of a cycle have started their tasks on the next cycle before the state machines responsible for the later portions of the cycle have completed their tasks. The memory controller is logically organized as three main blocks, a front end block, a memory block and a host block, each being responsible for interactions with its related bus and components and interacting with the various other blocks for handshaking. The memory controller operates in system management mode to override any write protect status of memory so that the SMRAM can be located in the main memory space and be write protected during normal operations but be full usable during system management mode.
REFERENCES:
patent: 4489380 (1984-12-01), Carey et al.
patent: 4665506 (1987-05-01), Cline et al.
patent: 4734851 (1988-03-01), Director
patent: 5325499 (1994-06-01), Kummer et al.
Intel, 386 SL Microprocessor Superset, Data Book, Oct. 1990, pp. 1, 7, 9, 10, and 29-36.
Intel, 386 SL Microprocessor Superset, Programmer's Reference Manual, 1990, Chapters 4 and 6.
Intel, 386 SL Microprocessor Superset, System Design Guide, 1990, Chapters 2, 4, and 14.
Intel, Pentium Processor User's Manual, vol. 1: Pentium Processor Data Book, 1993, pp. 5-2, 5-61 and 5-62; and all chapter 14.
Intel, Pentium Processor User's Manual, vol. 3: Architecture and Progamming Manual, 1993, Chapter 20.
Chan Eddie R.
Compaq Computer Corp.
Nguyen Hiep T.
LandOfFree
Computer system which overrides write protection status during e does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system which overrides write protection status during e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system which overrides write protection status during e will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1368145