Computer system that places a cache memory into low power mode i

Details Computer system that places a cache memory into low power mode i Computer system that places a cache memory into low power mode i

1998-02-27

2000-03-21

Follansbee, John A.

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

712 39, 712229, 713323, G06F 1200

Patent

active

060414014

ABSTRACT:
A circuit for placing an external or L2 cache memory into low power mode in response to certain special cycles executed by the microprocessor. In particular, the special cycles are the stop grant acknowledge special cycle and the halt special cycle. The microprocessor executes the stop grant acknowledge special cycle in response to a request by the computer system to slow down its clock. This request is asserted by the computer system if the system has been idle for a predetermined period of time. The halt special cycle is generated by the microprocessor when a HALT instruction is executed. The stop grant acknowledge and halt special cycles place the microprocessor into a low power state. Since the microprocessor is in low power mode, the L2 cache memory is also placed into low power mode for further power conservation. The L2 cache memory is implemented either with synchronous or asynchronous static random access memories (SRAMs). To place a synchronous SRAM into low power mode, its address strobe input is asserted while its chip select input is deasserted. For an asynchronous SRAM, deasserting its chip select input causes the SRAM to transition into low power mode.

REFERENCES:
patent: 4758945 (1988-07-01), Remedi
patent: 4980836 (1990-12-01), Carter et al.
patent: 5012406 (1991-04-01), Martin
patent: 5167024 (1992-11-01), Smith et al.
patent: 5230074 (1993-07-01), Canova, Jr. et al.
patent: 5247642 (1993-09-01), Kadlee et al.
patent: 5384747 (1995-01-01), Clohset
patent: 5386552 (1995-01-01), Garney
patent: 5392417 (1995-02-01), Iuengu et al.
patent: 5420808 (1995-05-01), Alexander et al.
patent: 5430683 (1995-07-01), Hardin et al.
patent: 5432967 (1995-07-01), Doi
patent: 5452434 (1995-09-01), MacDonald
patent: 5457790 (1995-10-01), Iwanura et al.
patent: 5471625 (1995-11-01), Mussemann et al.
patent: 5481731 (1996-01-01), Conary et al.
patent: 5813022 (1998-09-01), Ramsey et al.
IBM Technical Disclosure Bulletin, vol. 37, No. 04B (Apr. 1994), pp. 633-634, .COPYRGT. IBM Corp. 1994.
Intel DX4 Processor Data Book, Intel Corp., pp. 1-11, 7-12 to 7-21, 8-29 to 8-32 (Feb. 1994).
Motorola Semiconductor Technical Data: 32K.times.9 Bit Burst Ram, Synchronous Static Ram, pp. 4-10 to 4-19 (1993).
Pentium Processor User's Manual, vol. 1: Pentium Processor Data Book, Intel Corp., pp. 1=111.6-28 to 6-30 (1994).

Affiliated with

Also associated with

Rating

Computer system that places a cache memory into low power mode i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system that places a cache memory into low power mode i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system that places a cache memory into low power mode i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-738844