Multiplex communications – Wide area network – Packet switching
Patent
1992-10-27
1995-09-12
Ramirez, Ellis B.
Multiplex communications
Wide area network
Packet switching
39518315, 3951851, 39518322, 370 44, 371 221, 36455101, G06F 1122
Patent
active
054503493
ABSTRACT:
A system for evaluating the performance of a computer system having a processor that passes through a plurality of processor states during operation and an associated system memory includes an operating unit for receiving a request to monitor specific process states from a user. Firmware causes the processor to enter the desired processor state requested by the user. The hardware identifies the occurrence of the desired processor state. Information relating to the occurrence of the desired process state is accumulated the memory. The accumulated information is read from memory and a report is provided to the user.
REFERENCES:
patent: 4122519 (1978-10-01), Bielawski et al.
patent: 4435759 (1984-03-01), Baum et al.
patent: 4485440 (1984-11-01), Duff et al.
patent: 4488227 (1984-12-01), Miu et al.
patent: 4498132 (1985-02-01), Ahlstrom et al.
patent: 4499535 (1985-02-01), Bachman et al.
patent: 4562538 (1985-12-01), Berenbaum et al.
patent: 4622538 (1986-11-01), Whynacht et al.
patent: 4905171 (1990-02-01), Kiel et al.
patent: 5084876 (1992-01-01), Welham et al.
Brown, III John F.
Sites Richard L.
Uhler G. Michael
Digital Equipment Corporation
Drozenski Diane C.
Fisher Arthur W.
Maloney Denis G.
Peeso Thomas
LandOfFree
Computer system performance evaluation system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system performance evaluation system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system performance evaluation system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-410698