Patent
1996-05-01
1998-09-01
Auve, Glenn A.
G06F 1318
Patent
active
058023305
ABSTRACT:
A computer system includes a bus arbiter for controlling the ownership of a bus to which a variety of both real time and non-real time resources are coupled. The bus arbiter includes a request detection unit for detecting bus request signals of a plurality of bus masters, and a grant generator for generating corresponding grant signals to indicate a grant of ownership of the bus. A set of programmable registers are provided to receive configuration information for controlling the relative priority given to each of the bus masters when bus request contention occurs. One or more of the bus masters includes an arbitration feedback control circuit and feedback register for generating and storing a value to indicate whether the latency in obtaining the bus during a previous bus request phase was generous, was acceptable, or was longer than desired (i.e., the latency requirement for the device was either violated or the latency in obtaining the bus reached a near-critical point). If the value in the feedback register of a particular peripheral indicates the master desires faster access to the bus, an arbitration control unit of the bus arbiter increases a level of arbitration priority given to that master for future bus requests. Similarly, if the value in the feedback register of a peripheral indicates the master received ownership of the bus during a previous bus request phase with ample time, the arbitration control unit may decrease a level of arbitration priority given to the device.
REFERENCES:
patent: 4096571 (1978-06-01), Vander Mey
patent: 4245344 (1981-01-01), Richter
patent: 4339808 (1982-07-01), North
patent: 4682282 (1987-07-01), Beasley
patent: 4953081 (1990-08-01), Feal et al.
patent: 4972313 (1990-11-01), Getson, Jr. et al.
patent: 4974148 (1990-11-01), Matteson
patent: 5146596 (1992-09-01), Whittaker et al.
patent: 5245322 (1993-09-01), Dinwiddie, Jr. et al.
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5274763 (1993-12-01), Banks
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5392033 (1995-02-01), Oman et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5404463 (1995-04-01), McGarvey
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5467454 (1995-11-01), Sato
patent: 5471590 (1995-11-01), Melo et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5526017 (1996-06-01), Wilkie
patent: 5533205 (1996-07-01), Blackledge, Jr. et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5574867 (1996-11-01), Khaira
patent: 5583999 (1996-12-01), Sato et al.
IBM Technical Disclosure Bulletin, Oct. 1992, vol. 35, "Extended Micro Channel for Realtime Multimedia Applications", pp. 8-10.
IBM Technical Disclosure Bulletin, May 1989, vol. 31, "Priority Scheduling Algorithm", pp. 271-272.
International Search Report for PCT/US 96/11981, dated Feb. 25, 1997.
PCI Local Bus Multimedia Design Guide, Revision 1.0, Mar. 29, 1994, pp. 1-40.
Peripheral Component Interconnect (PCI) Revision 1.0 Specification, Jun. 22, 1992, cover page and pp. 26-33.
IBM Technical Disclosure Bulletin, vol. 38, No. 4, Apr. 1995; New York, US, pp. 535-538, XP002016389, "MicroChannel Architecture For Real-Time Multimedia".
IBM Technical Disclosure Bulletin, vol. 35, No. 5, Oct. 1992, New York, US, pp. 8-10, XP002016386, "Extended Microchannel for Realtime Multimedia Applications".
Patent Abstracts of Japan, vol. 14, No. 214 (P-1044), May 7, 1990 & JP, A, 02 048765 (NEC Corporation).
Advanced Micro Devices , Inc.
Auve Glenn A.
Kivlin B. Noel
LandOfFree
Computer system including a plurality of real time peripheral de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system including a plurality of real time peripheral de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system including a plurality of real time peripheral de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-281012