Computer system having subinstruction surveillance capability

Details Computer system having subinstruction surveillance capability Computer system having subinstruction surveillance capability

1990-10-15

1992-07-07

Lee, Thomas C.

Boots, shoes, and leggings

364DIG1, 364264, 3642641, 364265, 3642654, 3642656, 364266, 364267, 3642674, 3642676, 3642678, 371 151, G06F 926, G06F 1100

Patent

active

051290790

ABSTRACT:
A computer system including: a unit (10) processing instructions containing microprogram instructions, including a first circuit (4) storing at least one instruction code group having a plurality of sub-instruction codes performing a corresponding microprogram instruction; a second circuit (1, 2, 3, 5) decoding a microprogram instruction and advancing an address of subinstructions of the microprogram instruction in response to contents of the subinstruction codes; and a third circuit (6) executing the subinstructions in response to subinstruction codes from the instruction code store circuit. The instruction code store circuit further stores a plurality of other subinstruction codes performing control of the instruction processing circuit in a debug-mode operation. The computer system also includes a control unit (40) comparing an address preset thereto and another address from the instruction decode circuit designating the subinstruction codes in the instruction code store circuit, stopping the operation of the subinstruction, and supplying at least one control data including control bits and an address designating the other subinstruction codes when the preset address coincides with the other address. The instruction execute circuit executes subinstructions of the other subinstruction codes in response to the control bits to monitor each subinstruction's operation state. The control unit may restore the stopped operation of the subinstruction when a reset signal is supplied thereto.

REFERENCES:
patent: 3898623 (1975-08-01), Cormier
patent: 3997895 (1976-12-01), Cassonnet et al.
patent: 4205370 (1980-05-01), Hirtle
patent: 4240138 (1980-12-01), Chauvel
patent: 4312034 (1982-01-01), Gunter et al.
patent: 4325121 (1982-03-01), Gunter et al.
patent: 4338661 (1982-07-01), Tredennick et al.
patent: 4342078 (1982-07-01), Tredennick et al.
patent: 4348722 (1982-09-01), Gunter et al.
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4392208 (1983-07-01), Burrows et al.
patent: 4398244 (1983-08-01), Chu et al.
patent: 4429368 (1984-01-01), Kurii
patent: 4458313 (1984-07-01), Suzuki et al.
patent: 4559596 (1985-12-01), Ohnishi
patent: 4571677 (1986-02-01), Hirayama et al.
patent: 4607366 (1986-08-01), Stadlmeier et al.
patent: 4635193 (1987-01-01), Moyer et al.
R. Moreau "Trace Storing Unit", IBM Technical Disclosure Bulletin, vol. 22, No. 8A (Jan. 1980), pp. 3245-3246.
D. Ajmera et al., "Bipolar building blocks deliver supermini speed to microcoded system", Electronic Design, vol. 32, No. 23, (Nov. 15, 1984), pp. 230-246.

Affiliated with

Also associated with

Rating

Computer system having subinstruction surveillance capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system having subinstruction surveillance capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having subinstruction surveillance capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1836836