Computer system having dynamically programmable linear/fairness

Details Computer system having dynamically programmable linear/fairness Computer system having dynamically programmable linear/fairness

1993-05-20

1995-02-07

Lall, Parshotam S.

Boots, shoes, and leggings

395725, 3642419, 3642426, 3642427, 3642428, G06F 1300

Patent

active

053882288

ABSTRACT:
A computer system having a plurality of devices which transmit and receive information over a channel is presented. The system includes, in the preferred embodiment, a central arbitration control circuit and a local arbiter associated with each device contending for channel access. Each local arbiter, corresponding to a device which desires channel access, generates a channel request signal to the central control circuit. At the appropriate time when the channel becomes available, the central control circuit generates an arbitrate signal. All local arbiters, then contending for channel access, compare the priority level on the arbitration bus with the priority value of the device it is arbitrating on behalf of, with the winning device gaining access to the channel. Each of the local arbiters contains a programmable circuit which enables the arbiter to operate either utilizing a linear priority arbitration technique or a fairness priority arbitration technique. Thus, each device is dynamically programmable to operate in a linear mode or a fairness mode depending on user and/or application needs. Additionally, each local arbiter includes a circuit which detects whether the device is a burst transfer device or a single transfer device.

REFERENCES:
patent: 3947824 (1976-03-01), Doehle et al.
patent: 4334288 (1982-06-01), Booher
patent: 4384323 (1983-05-01), Ahuja
patent: 4473880 (1984-09-01), Budde et al.
patent: 4493022 (1985-01-01), Nicholas et al.
patent: 4499538 (1985-02-01), Finger et al.
patent: 4559595 (1985-12-01), Bourdreau et al.
patent: 4597054 (1986-06-01), Lockwoo et al.
patent: 4611297 (1986-09-01), Dudley et al.
patent: 4639859 (1987-01-01), Ott
Beaston, John "Multiprocessor Bus Is Ready To Meet 32-Bit Applications of Future", Electronics, Mar. 1984, pp. 126-131.
Article: Intel (Microprocessor & Peripheral Handbook) 1987 addition, pp. 2-196 & 2-197.
Article: Intel (Microprocessor & Peripheral Handbook) 1987 addition, pp. 2-289.
Article: Intel (Microprocessor & Peripheral Handbook) 1987 addition, pp. 2-292 & 2-293.
Article: Intel (Microprocessor & Peripheral Handbook) 1987 addition, pp. 3-163-3-168.
Article: "The Mutual Exclusion Problem: Part II Statement and Solutions", Leslie Lamport, Journal of the Association for Computing Machinery, vol. 33, No. 2, Apr. 1986, pp. 327-348.
Article: "Current Packet Radio Network Protocols", John Jubin, 1985 IEEE Proceedings, pp. 86-92.
Article: "Realization of Global Fairness by Local Control in Live Simple Nets", I. Suzuki et al, Midwest Symposium on Circuits & Systems (28) 1985, pp. 245-248.
Article: "Arbitration and Control Acquisition in the Proposed IEEE 896 Futurebus", D. M. Taub, Aug. 1984 IEEE Micro, pp. 28-41.
Article: "Futurebus Anticipates Coming Needs", John Theus et al, Jul. 1984 Electronics Magazine, pp. 108-112.
Article: "Wideband Local Nets Enter the Computer Arena", W. E. Burr et al,. May 1984 Electronics Magazine, pp. 145-150.
Article: "High-Speed Network Uses Fiber Optics", H. Ikeman et al, Oct. 22, 1984 Electronics Week, pp. 95-99.
Article: "Fair Termination of Communicating Processes", O. Grumberg et al, Proceedings of Distributed Computers (3rd annual ACM symposium) 1984, pp. 254-265.
Article: "Distributed Algorithms for Ensuring Fair Interprocess Communications", A. P. Sistla, Principals Of Distributed Computers (3rd annual ACM symposium) 1984, pp. 266-277.
Article: "A Fully Distributed Arbiter for Multiprocessor Systems", G. Cioffi et al, Microprocessing and Microprogramming vol. 11, Nr. 1 (Jan. 1983) pp. 15-22.
Excerpt: "Standard Specification for S-100 Bus Interface Devices", K. A. Elmquist et al, IEEE Task 696.1/D2, reprinted from Computer vol. 12, No. 7, 1979.
Article: "Variable Architecture Computer", P. A. Smith, IBM Technical Disclosure Bulletin, vol. 13, No. 9, Feb. 1971, pp. 2777-2778.
Article: "Priority Preemption in a Token Ring Communication System", D. W. Andrews et al, IBM Technical Disclosure Bulletin, vol. 27, No. 7B, Dec. 1984, pp. 4305-4308.
Article: "Swap-Out Candidate Selection for Storage Management", A. D. Childs et al, IBM Technical Disclosure Bulletin, vol. 28, No. 9, Feb. 1986, pp. 4171-4173.
Article: "Maintaining Fairness with Priority Tokens in ECL Environment", K. K. Sy, IBM Technical Disclosure Bulletin, vol. 26, No. 2, Jul. 1983, pp. 798-800.
Article: "Delay-Guaranteed Service for Store-And-Forward Networks", P. Kermani, IBM Technical Disclosure Bulletin, vol. 26, No. 5, Oct. 1983, pp. 2615-2619.

Affiliated with

Also associated with

Rating

Computer system having dynamically programmable linear/fairness does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system having dynamically programmable linear/fairness , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having dynamically programmable linear/fairness will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1116928