Patent
1994-11-10
1997-02-11
Chan, Eddie P.
395417, G06F 1210, G06F 1214
Patent
active
056030088
ABSTRACT:
A storage unit for a data processing system includes a cache data buffer, a cache tag, and a translation lookaside buffer (TLB). Storage keys are maintained in the TLB with a separate valid bit, which allows a valid translation to be stored upon completion of a translation, even though the key is not yet available. With a valid translation in the TLB entry available, the requesting port is then able to send off a move in request to mainstore right away in parallel with a key request from the translator to the mainstore key array. In the typical case, the key will be returned several cycles ahead of the data, allowing it to be written into the TLB entry and validated in time for the move in data to be successfully bypassed to the requestor as soon as it arrives.
REFERENCES:
patent: 3761883 (1973-09-01), Alvarez et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4775955 (1988-10-01), Liu
patent: 4899275 (1990-02-01), Sachs et al.
patent: 5197139 (1993-03-01), Emma et al.
patent: 5226133 (1993-07-01), Taylor et al.
patent: 5233702 (1993-08-01), Emma et al.
patent: 5265227 (1993-11-01), Kohn et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5280592 (1994-01-01), Ryba et al.
ESA/370 Principles of Operation, Chapter 3. Storage, pp. 3-7 to 3-11.
Baker Jeffrey L.
Hilton Ronald N.
Magee Stephen C.
Amdahl Corporation
Bragdon Reginald G.
Chan Eddie P.
LandOfFree
Computer system having cache memories with independently validat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system having cache memories with independently validat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having cache memories with independently validat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350142