Boots – shoes – and leggings
Patent
1996-09-30
1997-12-23
Swann, Tod R.
Boots, shoes, and leggings
364DIG1, 3642318, 3642384, 395435, 395468, 395496, G06F 1200, G06F 1300
Patent
active
057014337
ABSTRACT:
A memory controller which provides a series of queues between the processor and the PCI bus and the memory system. Memory coherency is maintained in two different ways. Before any read operations are accepted from the PCI bus, both of the posting queues must be empty. A content addressable memory (CAM) is utilized as the PCI to memory queue. When the processor performs a read request, the CAM is checked to determine if one of the pending write operations in the PCI to memory queue is to the same address as the read operation of the processor. If so, the read operation is not executed until the PCI memory queue is cleared of the write. To resolve the problem of aborting a Memory Read Multiple operation, an abort signal from the PCI bus interface is received and as soon thereafter as can be done the read ahead cycle is terminated, even though the read ahead cycle has not fully completed. The memory controller has improved prediction rules based on whether the cycle is coming from the processor or is coming from the PCI bus to allow more efficient precharging when PCI bus cycles are used. The memory controller is highly programmable for multiple speeds and types of processors and several speeds of memory devices. The memory controller includes a plurality of registers that specify number of clock periods for the particular portions of a conventional DRAM cycle which are used to control state machine operations.
REFERENCES:
patent: 4435762 (1984-03-01), Milligan et al.
patent: 5060145 (1991-10-01), Scheuneman et al.
patent: 5134699 (1992-07-01), Aria et al.
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5379379 (1995-01-01), Becker et al.
patent: 5381528 (1995-01-01), Brunelle
patent: 5404482 (1995-04-01), Stamm et al.
patent: 5430888 (1995-07-01), Witek et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5471598 (1995-11-01), Quattromani et al.
Intel DX4 Processor Data Book, Intel Corp., pp. i-ii, 7-12 to 7-21, 8-29 to 8-32 (Feb. 1994).
Pentium Processor User's Manual, vol. 1: Pentium Processor Data Book, Intel Corp., pp. i-iii, 6-28 to 6-30 (1994).
Motorola Semiconductor Technical Data: 32K.times.9 Bit Burst Ram, Synchronous Static Ram, pp. 4-10 to 4-19 (1993).
PCI Local Bus Specification, Production Version, pp. 19-22, 25-36, 51-52, 69-78, Rev. 2.0, Apr. 1993.
Larson John E.
Moriarty Michael P.
Compaq Computer Corporation
Swann Tod R.
Thai Tuan V.
LandOfFree
Computer system having a memory controller which performs readah does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system having a memory controller which performs readah, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having a memory controller which performs readah will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807572