Computer system having a common display memory and main memory

Details Computer system having a common display memory and main memory Computer system having a common display memory and main memory

1997-07-01

2000-05-02

Chauhan, Ulka J.

Computer graphics processing and selective visual display system

Computer graphic processing system

Integrated circuit

345521, 710132, 711168, G06F 15167

Patent

active

060578629

ABSTRACT:
A memory architecture having one or more shared high-bandwidth memory subsystems each coupled over a plurality of buses to a display subsystem, a central processing unit (CPU) subsystem, input/output (I/O) buses and other controllers. The display subsystem receives data from the high-speed shared memory for processing various video and graphics data types for display refresh. Additional buffers and caches are used for the subsystems to further optimize system performance. The display refresh path includes processing of the data from the memory subsystem for output to the display where the data enters the shared memory from an I/O subsystem or from the CPU subsystem.

REFERENCES:
patent: 5243447 (1993-09-01), Bodenkamp et al.
patent: 5335321 (1994-08-01), Harney et al.
patent: 5450542 (1995-09-01), Lehman et al.
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5471672 (1995-11-01), Reddy et al.
patent: 5544306 (1996-08-01), Deering et al.
patent: 5574847 (1996-11-01), Eckart et al.
patent: 5666521 (1997-09-01), Marisetty
patent: 5680591 (1997-10-01), Kansal et al.
patent: 5715437 (1998-02-01), Baker et al.
patent: 5720019 (1998-02-01), Koss et al.
patent: 5748921 (1998-05-01), Lambrecht et al.
patent: 5790110 (1998-08-01), Baker et al.
patent: 5790138 (1998-08-01), Hsu
patent: 5815167 (1998-09-01), Muthal et al.
patent: 5867180 (1999-02-01), Katayama et al.
patent: 5892964 (1999-04-01), Horan et al.
patent: 5911051 (1999-06-01), Carson et al.
Foley, et al, "Computer Graphics Principles and Practice," Addison-Wesley Publishing Company, 2.sup.nd Edition, 1990, pp. 165-179, 856-862.
"Accelerated Graphics Port Interface Specification," Revision 1.0, Intel Corporation, Jul. 31, 1996.
"Plato/PX Integrated Platform Accelerator," S3 Incorporated, Santa Clara, California, Jan. 1997.
Jay Torborg & Jim Kajiya, "Tailsman: Commodity Realtime 3D Graphics for the PC," Siggraph 96.
Gillett, Richard B., "Memory Channel Network for PCI", IEEE Micro, Feb. 1996, pp. 12-18.

Affiliated with

Also associated with

Rating

Computer system having a common display memory and main memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system having a common display memory and main memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having a common display memory and main memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1597590