Boots – shoes – and leggings
Patent
1989-03-03
1990-06-05
Williams, Jr., Archie E.
Boots, shoes, and leggings
364934, 3649341, 3649503, 3649504, 3649505, 3649265, 364959, 3701001, 370108, 375118, 328 55, 328 61, 328 62, 328 72, 377 54, 377 72, 377 76, 377 78, G06F 104, G06F 112, H03K 5106, H04L 7033
Patent
active
049319868
ABSTRACT:
A computer system clock generator generates several system clock signals which are in a tuned state at desired locations, thereby offsetting the effects of varying propagation delays among the system clock signals. A shift register ring has one of its taps selectively connected to its data input so that a series of logic high level and logic low level data is advanced through the shifting stages. A tap selector for each desired output signal logically combines the signals output from the appropriate taps to produce output clock signals having desired leading and trailing edges.
REFERENCES:
patent: 3577086 (1971-05-01), Kliman et al.
patent: 3596187 (1971-07-01), Thompson
patent: 3673501 (1972-06-01), Zeph
patent: 3743948 (1973-07-01), Dahlin et al.
patent: 3824480 (1974-07-01), Eshraghian
patent: 4034301 (1977-07-01), Kashio
patent: 4063308 (1977-12-01), Collins et al.
patent: 4087627 (1978-05-01), Sato et al.
patent: 4134073 (1979-01-01), MacGregor
patent: 4165490 (1979-08-01), Howe, Jr. et al.
patent: 4229825 (1980-10-01), Guidoux
patent: 4241418 (1980-12-01), Stanley
patent: 4257108 (1981-03-01), Igel
patent: 4331925 (1982-05-01), Rittenbach
patent: 4334194 (1982-06-01), Rittenbach
patent: 4359770 (1982-11-01), Suzuka
patent: 4371962 (1983-02-01), Zeitraeg
patent: 4402080 (1983-08-01), Mueller
patent: 4414637 (1983-11-01), Stanley
patent: 4443765 (1984-04-01), Findeisen et al.
patent: 4546269 (1985-10-01), Johnson
patent: 4677648 (1987-06-01), Zurfluh
patent: 4755704 (1988-07-01), Flora et al.
patent: 4868514 (1989-09-01), Azevedo et al.
Kaupp, "Shift Pulse Generator", RCA TV No. 591, Dec. 1964.
Harvey, "Delay Line in Shift Register Speeds M. Sequence Generation", Electronics, Nov. 27, 1975, pp. 104-105.
Maude, "Pseudo-Random Byte Generator", Electronic Product Design, Jun. 1981, pp. 29-30.
Barnhart James E.
Daniel Richard A.
Paek Woonsuk
Rowson Stuart C.
Chan Emily Y.
Gadson Gregory P.
Jewett Stephen F.
NCR Corporation
Williams Jr. Archie E.
LandOfFree
Computer system clock generator for generating tuned multiple cl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system clock generator for generating tuned multiple cl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system clock generator for generating tuned multiple cl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-497082