Computer system architecture implementing split instruction and

Details Computer system architecture implementing split instruction and Computer system architecture implementing split instruction and

1989-07-21

1992-03-10

Lee, Thomas C.

Boots, shoes, and leggings

36422282, 36422281, 36424344, 364260, 364DIG1, G06F 1202

Patent

active

050954245

ABSTRACT:
A computer system architecture implementing multiple central processing units, each including a split instruction and operand cache, and that provides for the management of multiple copies (line pairs) of a memory line through the use of a line pair state is described. Systematic management of memory lines when transferred with respect to instruction and operand data cache memories allows the integrity of the system to be maintained at all times. The split cache architecture management determines whether a memory line having a first predetermined system address is present within both the instruction and operand cache memories or will be upon move-in of a memory line. Address tag line pair state information is maintained to allow determinations of whether and where the respective memory line pair members reside. The architecture implements the management of the line pairs on each transfer of a memory line to any of the split caches of the system. A line pair is allowed to exist whenever the same memory line exists in the same relative location in each of the instruction and operand cache buffers of a single central processor. The architecture further includes a data path selector for transferring operand data to either the instruction or operand data cache buffers, or both, depending on whether the operand buffer destination is a memory line that is a member of a line pair.

REFERENCES:
patent: 4464712 (1984-08-01), Fletcher
patent: 4502110 (1985-02-01), Saito
patent: 4521851 (1985-06-01), Trubisky
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4620274 (1986-10-01), Boothroyd et al.
patent: 4670839 (1987-06-01), Pilat
patent: 4680702 (1987-07-01), McCarthy
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4727484 (1988-02-01), Saito
patent: 4731739 (1988-03-01), Woffinden et al.

Affiliated with

Also associated with

Rating

Computer system architecture implementing split instruction and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system architecture implementing split instruction and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system architecture implementing split instruction and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2289198