Boots – shoes – and leggings
Patent
1996-06-05
1998-08-11
Voeltz, Emanuel Todd
Boots, shoes, and leggings
395704, 395709, 3642804, 3642805, 3642452, 36424611, G06F 9312, G06F 940
Patent
active
057940495
ABSTRACT:
A client computer system and associated method in a computer network over which is provided programs with methods in architecture neutral code. The client computer is capable of executing the programs with reduced run-time memory space requirements when the methods are in architecture specific code generated from the architecture neutral code of the methods. Specifically, a network communications interface receives the methods in architecture neutral code. A network communications manager loads uncompressed in available space in the run-time memory the architecture neutral code of the methods when received. A code generator then generates in the run-time memory uncompressed architecture specific code of the methods from the loaded architecture neutral code of the methods. An execution controller controls execution of the programs so that the methods are invoked and not invoked at different times. A code compressor compresses in the run-time memory the uncompressed architecture specific code of compressible ones of the methods that are not invoked so that space is made available in the run-time memory. The code compressor also decompresses in available space in the run-time memory the compressed architecture specific code of decompressible ones of the methods so that the decompressible ones of the methods may be invoked.
REFERENCES:
patent: 5359713 (1994-10-01), Moran et al.
patent: 5375242 (1994-12-01), Kumar et al.
patent: 5504901 (1996-04-01), Peterson
patent: 5577230 (1996-11-01), Argade et al.
patent: 5590331 (1996-12-01), Lewis et al.
patent: 5600823 (1997-02-01), Sherer et al.
patent: 5604905 (1997-02-01), Tevanian et al.
patent: 5692047 (1997-11-01), McManis
patent: 5699539 (1997-12-01), Garber et al.
patent: 5701476 (1997-12-01), Fenger
Hwu, et al. "Checkpoint repair for high-performance out-of-order execution machines", IEEE Trans. on Computers, vol. C-36, No. 12, pp. 1496-1514, Dec. 1987.
Tucker, Jr. "Section 9.3-Run-time storage management" from The Computer Science and Engineering Handbook, pp. 522-528, 1997.
Muchnick, et al. "F-code and its implementation: a portable software platform for data parallelism", The Computer Journal, vol. 29, No. 8, pp. 712-722, 1993.
Sohi, "Instruction issue logic for high-performance, interruptible, multiple function unit, pipelined computers", IEEE Trans. on Computers, vol. 39, No. 3, pp. 349-359, Mar. 1990.
Jouppi, et al. "Available instruction-level parallelism for superscalar and superpipelined machines", ACM, vol. 4, pp. 272-282, 1989.
Padua, et al. "Advanced compiler optimizations for supercomputers", Communications of the ACM, vol. 29, No. 12, pp. 1184-1201, Dec. 1986.
Knauer Stephen M.
Nguyen Cuong H.
Sun Microsystems Inc.
Todd Voeltz Emanuel
LandOfFree
Computer system and method for executing architecture specific c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system and method for executing architecture specific c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system and method for executing architecture specific c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-401748