Boots – shoes – and leggings
Patent
1984-06-20
1986-10-28
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 918
Patent
active
046202757
ABSTRACT:
A vector processing computer is configured to operate in a pipelined fashion wherein each of the functional units is essentially independent and is designed to carry out its operational function in the fastest possible manner. Vector elements are transmitted from memory, either main memory, a physical cache unit or a logical cache through a source bus where the elements are alternately loaded into the vector processing units. The vector control unit decodes the vector instructions and generates the required control commands for operating the registers and logical units within the vector processing units. Thus, the vector processing units essentially work in parallel to double the processing rate. The resulting vectors are transmitted through a destination bus to either the physical cache unit, the main memory, the logical cache or to an input/output processor. In a further aspect of the computer there is produced an entry microword from a store for the immediate execution of the first microinstruction within a sequence of microinstructions. The remaining microinstructions are produced from a conventional store. This reduces the delay in the retrieval and execution of the first microinstruction. In a still further aspect of the computer there is included the logical data cache which stores data at logical addresses such that the central processor can store and retrieve data without the necessity of first making a translation from logical to physical address.
REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4325120 (1982-04-01), Colley et al.
patent: 4569018 (1986-02-01), Hummel et al.
Nissen, S. M. & Wallach, S. J., "The All Applications Digital Computer", ACM-IEEE Symposium on High-Level-Language Computer Architecture, Nov. 7 & 8, 1973.
Kogge, P. M., The Architecture of Pipelined Computers, 1981, Chaps. 2, 4 and 6.
Lorin, H., Parallelism in Hardware and Software: Real and Apparent Concurrency, 1972, Chap. 8.
Chastain David M.
Clark John W.
Dozier Harold W.
Fuka Kent A.
Gant Alan D.
Lacasse Randy
Shaw Gareth D.
LandOfFree
Computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1350365