Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2005-09-27
2005-09-27
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S118000
Reexamination Certificate
active
06950049
ABSTRACT:
The present invention is directed to a sigma-delta digital to analog converted (DAC) including a digital-sigma delta modulator, a decimation filter, and a multi-bit DAC. The digital sigma-delta modulator receives a digital input signal and produces a quantized digital signal therefrom. The decimation filter receives the quantized digital signal and produces a decimated digital signal therefrom. The multi-bit DAC receives the decimated digital signal and produces an analog output signal therefrom. The analog output signal is representative of the digital input signal.
REFERENCES:
patent: 4851841 (1989-07-01), Sooch
patent: 5055846 (1991-10-01), Welland
patent: 5138317 (1992-08-01), Story
patent: 5221926 (1993-06-01), Jackson
patent: 5323157 (1994-06-01), James et al.
patent: 5404142 (1995-04-01), Adams et al.
patent: 5406283 (1995-04-01), Leung
patent: 5684482 (1997-11-01), Galton
patent: 5705303 (1998-01-01), Ichimura
patent: 5706308 (1998-01-01), Ichimura
patent: 5760726 (1998-06-01), Koifman et al.
patent: 6198417 (2001-03-01), Paul
patent: 6215423 (2001-04-01), May et al.
patent: 6340940 (2002-01-01), Melanson
patent: 6344812 (2002-02-01), Takeda et al.
patent: 6348884 (2002-02-01), Steensgaard-Madsen
patent: 6385588 (2002-05-01), Van Der Vleuten
patent: 6392579 (2002-05-01), Rezvani et al.
patent: 6426714 (2002-07-01), Ruha et al.
patent: 6518899 (2003-02-01), Yu
patent: 6531973 (2003-03-01), Brooks et al.
patent: 6577261 (2003-06-01), Brooks et al.
patent: 6628218 (2003-09-01), Brooks et al.
patent: 6771199 (2004-08-01), Brooks et al.
patent: 0 899 884 (1999-03-01), None
patent: 1 162 749 (2001-12-01), None
Adams, R. et al., “A 113dB Oversampling DAC with Segmented Noise-Shaped Scrambling,”IEEE International Solid-State Circuits Conference Digest of Technical Papers, IEEE, vol. 41, Feb. 1998, pp. 62-63.
Baird, R. and Fiez, T., “Linearity Enhancement of Multibit ΔΣ A/D and D/A Converters Using Data Weighted Averaging,”IEEE Transactions on Circuits and Systems II: Analog and Digiatal Signal Processing, IEEE, vol. 42, No. 12, Dec. 1995, pp. 753-762.
Carley, L.R., “A Noise-Shaping Coder Topology for 15+ Bit Converters,” IEEE Journal of Solid-State Circuits, IEEE, vol. 24, No. 2, Apr. 1989, pp. 267-273.
Chen, F. and Leung, B., “A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging,”IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 4, Apr. 1995, pp. 453-460.
Fogleman, E. et al., “An Area-Efficient Differential Input ADC with Digital Common Mode Rejection,”Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1999, 4 pages.
Fogleman, E. et al., “A Dynamic Element Matching Technique for Reduced-Distortion Multibit Quantization in Delta-Sigma ADCS,”Proceedings of the International Symposium on Circuits and Systems, IEEE, Jun. 1999, 4 pages.
U.S. Appl. No. 10/893,994, filed Jul. 2004, Brooks.
Fogleman, E. et al., “A 3.3V Single-Poly CMOS Audio ADC Delta-Sigma Modulator with 98dB Peak SINAD,”Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, IEEE, May 1999, pp. 121-124.
Galton, I., “Spectral Shaping of Circuit Errors in Digital-to-Analog Converters,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Proceeding, IEEE, vol. 44, No. 10, Oct. 1997, pp. 808-817.
Galton, I., “Noise-Shaping D/A Converters for ΔΣ Modulation,” Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, IEEE, 1996, pp. 441-444.
Galton, I., “A Rigorous Error Analysis of D/A Conversion with Dynamic Element Matching,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE, vol. 42, No. 12, Dec. 1995, pp. 763-772.
Henderson, R.K. and Nys, O.J.A.P., “Dynamic Element Matching Techniques with Arbitrary Noise Shaping Function,”Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, IEEE, vol. 1, May 1996, pp. 293-296.
Jensen, H. and Galton, I., “A Hardware-Efficient DAC for Direct Digital Synthesis,”Proceedings of the IEEE International Symposium on Circuits and SystemsIEEE, Jun. 1996, pp. 97-100.
Jensen, H. and Galton, I., A Reduced-Complexity Mismatch-Shaping DAC for Delta-SigmaData Converters,Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1998, pp. I504-I507.
Jensen, H. and Galton, I., “Yield Estimation of a First-Order Noise-Shaping D/A Converter,”Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1997, pp. 441-444.
Jensen, H. and Galton, I., “A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, No. 1, Jan. 1998, pp. 13-27.
Ju, P. et al., A 22-kHz Multibit Switched-Capacitor Sigma-Delta D/A Converter with 92 dB Dynamic Range,IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995, pp. 1316-1325.
Keady, A. and Lyden, C., “Tree structure for mismatch noise-shaping multibit DAC,”Electronic Letters, IEEE, vol. 33, No. 17, Aug. 14, 1997, pp. 1431-1432.
Kwan, T. et al., “A Stereo Multibit ΣΔ DAC with Asynchronous Master-Clock Interface,”IEEE Journal of Solid-State Circuits, IEEE, vol. 31, No. 12, Dec. 1996, pp. 1881-1887.
Leung, B. and Sutarja, S., “Multibit Σ-Δ A/D Converter Incorporating a Novel Class of Dynamic Element Matching Techniques,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, No. 1, Jan. 1992, pp. 35-51.
Schreier, R. and Zhang, B., “Noise-shaped multibit D/A converter employing unit elements,”Electronic Letters, IEEE, vol. 31, No. 20, Sep. 28, 1995, pp. 1712-1713.
Yasuda, A. et al., “A 100kHz 9.6mW Multi-bit ΔΣ DAC and ADC using Noise Shaping Dynamic Elements Matching with Tree Structure,”Proceedings of the 1998 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1998, pp. 64-65.
Baird, R. et al., “Improved ΔΣ DAC linearity using data weighted averaging,” Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, IEEE, Apr. 30-May 1995, pp. 13-16.
Carley, L.et al., A 16 bit 4'th Order Noise-Shaping D/A Converter,IEEE Proceedings of the CICC, IEEE, 1998, pp. 482-485.
Schreier, R., “Am empirical study of high-order, single-bit delta sigma modulators,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE, vol. 40, No. 8, Aug. 1993, pp. 461-466.
Jensen, H. and Galton, I., “A Performance Analysis of the Partial Randomization Dynamic Element Matching DAC Architecture,”Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, Jun. 1997, pp. 9-12.
Lin, H. et al., “Multi-Bit DAC with Noise-Shaped Element Mismatch,”Proceedings of the IEEE International Symposium on Circuits and SystemsIEEE, 1996, pp. 235-238.
Nys, O.J.A.P. and Henderson, R.K., “An Analysis of Dynamic Element Matching Techniques in Sigma-Delta Modulation,”Proceedings of the IEEE International Symposium on Circuits and Systems, IEEE, 1996, pp. 231-234.
Brooks Todd L.
Ho David S. P.
Miller Kevin L.
Broadcom Corporation
Jean-Pierre Peguy
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Computer program product for performing digital-to-analog... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer program product for performing digital-to-analog..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer program product for performing digital-to-analog... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3381447