Computer program functional partitioning method for...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S159000, C718S106000

Reexamination Certificate

active

07487496

ABSTRACT:
The present invention provides for a method for computer program functional partitioning for heterogeneous multi-processing systems. At least one system parameter of a computer system comprising one or more disparate processing nodes is identified. Computer program code comprising a program to be run on the computer system is received. A whole program representation is generated based on received computer program code. At least one single-entry-single-exit (SESE) region is identified based on the whole program representation. At least one node-specific SESE region is identified based on identified SESE regions and the at least one system parameter. Each node-specific SESE region is grouped into a node-specific subroutine. Each node-specific subroutine is compiled based on a specified node characteristic. The computer program code is modified based on the node-specific subroutines and the modified computer program code is compiled.

REFERENCES:
patent: 4991088 (1991-02-01), Kam
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5787284 (1998-07-01), Blainey et al.
patent: 5889999 (1999-03-01), Breternitz, Jr. et al.
patent: 6760906 (2004-07-01), Odani et al.
patent: 7103881 (2006-09-01), Stone
patent: 2006/0123404 (2006-06-01), O'Brien et al.
Raulet, M.; Babel, M.; Deforges, O.; Nezan, J.F.; Sorel, Y., “Automatic coarse-grain partitioning and automatic code generation for heterogeneous architectures,” Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on , vol., no., pp. 316-321, Aug. 27-29, 2003.
Pino, J.L.; Parks, T.M.; Lee, E.A., “Mapping multiple independent synchronous dataflow graphs onto heterogeneous multiprocessors,” Signals, Systems and Computers, 1994. 1994 Conference Record of the Twenty-Eighth Asilomar Conference on , vol. 2, no., pp. 1063-1068 vol. 2, Oct. 31-Nov. 2, 1994.
Cheng et al. “Code Generation of Nested Loops for DSP Processors with Heterogeneous Registers and Structural Pipelining”, Jul. 1999, ACM Transactions on Design Automation of Electronic Systems, vol. 4, No. 3, pp. 231-256.
Robson, J. M., “An Estimate of the Store Size Necessary for Dynamic Storage Allocation”, Journal of the ACM, vol. 18, Issue 3, http://doi.acm.org/10.1145/321650.321658, Jul. 1971, pp. 416-423.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Computer program functional partitioning method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer program functional partitioning method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer program functional partitioning method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4071093

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.