Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2008-12-17
2011-10-04
Rutten, James D (Department: 2197)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S159000, C718S106000
Reexamination Certificate
active
08032873
ABSTRACT:
The present invention provides for a system for computer program code size partitioning for multiple memory multi-processor systems. At least one system parameter of a computer system comprising one or more disparate processing nodes is identified. Computer program code comprising a program to be run on the computer system is received. A program representation based on received computer program code is generated. At least one single-entry-single-exit (SESE) region is identified based on the whole program representation. At least one SESE region of less than a certain size (store-size-specific) is identified based on identified SESE regions and the at least one system parameter. Each store-size-specific SESE region is grouped into a node-specific subroutine. The non node-specific parts of the computer program code are modified based on the partitioning into node-specific subroutines. The modified computer program code including each node-specific subroutine is compiled based on a specified node characteristic.
REFERENCES:
patent: 4991088 (1991-02-01), Kam
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5787284 (1998-07-01), Blainey et al.
patent: 5889999 (1999-03-01), Breternitz, Jr. et al.
patent: 6760906 (2004-07-01), Odani et al.
patent: 7103881 (2006-09-01), Stone
patent: 2006/0123382 (2006-06-01), O'Brien et al.
U.S. Appl. No. 11/002,550, Image File Wrapper printed May 17, 2011, 2 pages.
U.S. Appl. No. 11/002,552, Image File Wrapper printed May 17, 2011, 2 pages.
U.S. Appl. No. 12/350,458, Image File Wrapper printed May 17, 2011, 1 page.
Cheng, Wei-Kai et al., “Code Generation of Nested Loops for DSP Processors with Heterogeneous Registers and Structural Pipelining”, ACM Transactions on Design Automation of Electronic Systems, vol. 4, No. 3, Jul. 1999, pp. 231-256.
Pino, Jose L. et al., “Mapping Multiple Independent Synchronous Dataflow Graphs onto Heterogeneous Multiprocessors”, Signals, Systems and Computers, 1994 Conference Record of the Twenty-Eighth Asilomar Conference, vol. 2, Oct.-Nov. 1994, pp. 1063-1068.
Raulet, M. et al., “Automatic Coarse-Grain Partitioning and Automatic Code Generation for Heterogeneous Architectures”, Signal Processing Systems, SIPS, IEEE Workshop, Aug. 2003, pp. 316-321.
Robson, J. M., “An Estimate of the Store Size Necessary for Dynamic Storage Allocation”, J. ACM, DOI=http://doi.acm.org/10.1145/321650.321658, vol. 18, No. 3, Jul. 1971, pp. 416-423.
O'Brien John Kevin Patrick
O'Brien Kathryn M.
International Business Machines - Corporation
Lammes Francis
Rutten James D
Talpis Matthew B.
Walder, Jr. Stephen J.
LandOfFree
Computer program code size partitioning system for multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer program code size partitioning system for multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer program code size partitioning system for multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4283129