Patent
1997-06-25
1998-11-17
Shah, Alpesh M.
395580, G06F 1576
Patent
active
058389881
ABSTRACT:
A processor including at least one execution unit generating out-of-order results and out-of-order condition codes. Precise architectural state of the processor is maintained by providing a results buffer having a number of slots and providing a condition code buffer having the same number of slots as the results buffer, each slot in the condition code buffer in one-to-one correspondence with a slot in the results buffer. Each live instruction in the processor is assigned a slot in the results buffer and the condition code buffer. Each speculative result produced by the execution units is stored in the assigned slot in the results buffer. When an instruction is retired, the results for that instruction are transferred to an architectural result register and any condition codes generated by that instruction are transferred to an architectural condition code register.
REFERENCES:
patent: 5134561 (1992-07-01), Liptay
patent: 5421020 (1995-05-01), Levitan
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5463745 (1995-10-01), Vidwans et al.
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5553255 (1996-09-01), Jain et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5740419 (1998-04-01), Potter
patent: 5765016 (1998-06-01), Walker
Panwar Ramesh
Prabhu Arjun
Kubida William J.
Langley Stuart T.
Shah Alpesh M.
Sun Microsystems Inc.
LandOfFree
Computer product for precise architectural update in an out-of-o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer product for precise architectural update in an out-of-o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer product for precise architectural update in an out-of-o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895952