Boots – shoes – and leggings
Patent
1994-01-21
1995-11-28
Lall, Parshotam S.
Boots, shoes, and leggings
3642318, 3642613, 3642614, 3642615, 364DIG1, G06F 938
Patent
active
054715938
ABSTRACT:
To increase the performance of a pipelined processor executing instructions, conditional instruction execution issues and executes instructions, including but not limited to branches, before the controlling conditions may be available and makes the decision to update the destination as late as possible in the pipeline. Conditional instruction execution is further improved by a condition code mask field in instructions to choose those condition code bits to be involved in the decision; by a set condition code flag to enable or disable the setting of a condition code; by stale condition code handling to determine if the logically previous conditionally executing instruction was successful or unsuccessful in setting the condition code and to conditionally execute accordingly; by multiple condition codes so that independent instruction sequences can use condition codes in parallel; and by condition code reservation stations to capture a needed condition code as soon as it becomes available and hold that captured value until needed, thus freeing the condition code as soon as possible for use by other instructions. Moving the conditional decision from the point of instruction issue to the point of instruction completion permits branch instructions to be eliminated in many cases; permits conditionally executing instructions directly in line; permits filling the branch umbra following a delayed branch with conditionally executing instructions; and reduces the latency from condition code generation to condition code use.
REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 3234519 (1966-02-01), Scholten et al.
patent: 3287702 (1966-11-01), Borck et al.
patent: 3308436 (1967-03-01), Borck et al.
patent: 3346852 (1967-10-01), Thornton et al.
patent: 3408630 (1968-10-01), Packard et al.
patent: 3462744 (1969-08-01), Tomasulo et al.
patent: 3553655 (1971-01-01), Anderson et al.
patent: 3577190 (1971-05-01), Cocke et al.
patent: 3940741 (1976-02-01), Horikoshi et al.
patent: 3990052 (1976-11-01), Gruner
patent: 4078260 (1978-03-01), Chen et al.
patent: 4099230 (1978-07-01), Mead
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4155120 (1979-05-01), Keefer et al.
patent: 4172287 (1979-10-01), Kawabe et al.
patent: 4179737 (1979-12-01), Kim
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4210960 (1980-07-01), Borgerson et al.
patent: 4212060 (1980-07-01), Prey
patent: 4245327 (1981-01-01), Moriya et al.
patent: 4270181 (1981-05-01), Tanakura et al.
patent: 4298933 (1981-11-01), Shimokawa et al.
patent: 4301443 (1981-11-01), Sternberg et al.
patent: 4373180 (1983-02-01), Linde
patent: 4435758 (1984-03-01), Lorie et al.
patent: 4514804 (1985-04-01), Kimoto et al.
patent: 4553203 (1985-11-01), Rau et al.
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 4608660 (1986-08-01), Hasebe
patent: 4633386 (1986-12-01), Terepin
patent: 4701842 (1987-10-01), Olnowich et al.
patent: 4750112 (1988-06-01), Jones et al.
patent: 4773002 (1988-09-01), Iwasaki et al.
patent: 4783738 (1988-11-01), Li et al.
patent: 4792893 (1988-12-01), Nakagawa et al.
patent: 4792894 (1988-12-01), Artz et al.
patent: 4890227 (1989-12-01), Watanabe et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5034880 (1991-07-01), Fong et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5073864 (1991-12-01), Methvin et al.
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5142634 (1992-08-01), Fite et al.
Anderson, D. et al, "The IBM System/360 Model 91: Floating-Point Execution Unit", IBM Journal, Jan., 1967, pp. 34-53.
Birman, M. et al. "Design of a High-Speed Arithmetic Datapath," Proceedings, 1988 ICCD, pp. 214-216, Oct. 1988.
Censier, L. Feautrier, P. "A New Solution to Coherency Problems in Multicache Systems," IEEE Trans. on Computers, Dec. 1978, pp. 1112-1118.
Charlesworth, A. "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family", Computer Sep. 1981 pp. 18-27.
DeRosa, J. Levy, H. "An Evaluation of Branch Architectures", Proceedings of the 14th Annual Symposium on Computer Architecture, Aug. 1986 pp. 10-16.
Dubois, M. Scheurich, C. Briggs, F. "Synchronization, Coherence, and Event Ordering in Multiprocessors", Computer, Mar. 1988, pp. 9-21.
Gilder, G. Microcosm: The Quantum Revolution in Economics and Technology, "Excerpt From," Electronics Business, Sep. 4, 1989, pp. 44-48.
Hwang, K. Xu, Z. "Multipipelined Networking for Fast Execution of Compound Functions", Proc. of the 1986 Int'l Conf on Parallel Proc. Aug. 1986, pp. 495-502.
Jegou, Y. Seznec, A. "Data Synchronized Pipelined Architecture: Pipelining in Multi-Processor Environments", Proceedings of the 1986 Int'l conf. on Parallel Processing, Aug. 1986, pp. 487-494.
Katevenis, M. Reduced Instruction Set Computer Architectures for VLSI, Report No. UCB/CSD 83/141, Univ. of California, Berkeley, Calif. Oct. 1983.
Lee, J. Smith, A. J. "Branch Prediction Strategies and Branch Target Buffer Design", Computer, Jan. 1984, pp. 6-22.
MacDougall, M. "Instruction-Level Program and Processor Modeling", Computer, Jul., 1984, pp. 14-24.
McFarling, S. Hennessy, J. "Reducing the Cost of Branches", Proc. of the 13th Int'l Sympos. on Computer Architecture, Tokyo, Japan, Jun. 1986 pp. 396-403.
McNamara, M. Schlanker, M. "The Cydra 5 Computer System Architecture", Proceedings of the 1988 Int'l Conf. on Computer Design (ICCD), Oct., 1988, pp. 302-306.
Technical Summary, Multiflow Computer Inc., 1987.
Pleszkun, A. et al. "WISQ: A Restartable Architecture Using Queues" Proceedings of the 14th Annual Int'l Symposium on Computer Architecture, Jun. 1987, pp. 290-299.
Pleszkun, A. Sohi, G. "The Performance Potential of Multiple Functional Unit Processors", Proceedings of the 15th Int'l Symposium on Computer Architecture, May, 1988, pp. 37-44.
Ramarakrishna, R. et al. "The Cydra 5 Departmental Supercomputer: Design, Philosophies, Decisions and Trade-offs", Computer, Jan. 1989, pp. 12-35.
Serlin, O. "The Serlin Report on Parallel Processing", Issue No. 7, Dec. 4, 1987, pp. 1-9.
Smith, J. E. "Dynamic Instruction Scheduling and the Astronautics ZS-1", Computer, Jul. 1989, pp. 21-35.
Sohi, G. Vajapeyam, S. "Instruction Issue Logic for High Peformance Interruptable Pipeline Processors", Proceedings of the 14th Int'l Symposium on Computer Architecture, Jun. 1988, pp. 27-34.
Uht, A. Wedig, R. "Hardware Extraction of Low-Level Concurrency From Serial Instruction Streams", Proceedings of the 1986 Conf. on Parallel Processing, Aug. 1986, pp. 729-736.
Weiss, S. Smith, J. E. "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers, vol. C-33, No. 11, Nov. 1984, pp. 1013-1022.
Young, H. "Evaluation of a Decoupled Computer Architecture and the Design of a Vector Extension", Ph.D. Thesis, University of Wisconsin-Madison, May 1985.
Young, H. Goodman, J. "The Design of a Queue-Based Vector Supercomputer", Proceedings of the 1986 Int'l Conf. on Parallel Processing, Aug. 1986, pp. 483-486.
Dijkstra, E. "Guarded Commands, Nondeterminacy and Formal Derivation of Programs", Communications of the ACM, vol. 18, Aug. 1975, pp. 453-457.
Hsu, P. Davidson, E. "Highly Concurrent Scalar Processing", Proceedings of the 13th Annual Symposium on Computer Architecture, pp. 386-395.
Labrousse, J. Slavenburg, G. "Create-Life: A Design System for High Performance VLSI Circuits", Proceedings of the 1988 IEEE Int'l Conference on Computer Design, Oct. 1988, pp. 356-360.
IBM System/370 Extended Architecture, Principles of Operation, Pub. No. SA22-7085-0, Mar. 1983.
Amdahl, G. "The Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capabilities", Proceedings, AFIPS Spring Joint Computer Conference, Apr. 1967, pp. 483-485.
Lall Parshotam S.
Mohamed Ayni
LandOfFree
Computer processor with an efficient means of executing many ins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer processor with an efficient means of executing many ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer processor with an efficient means of executing many ins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2020341