Computer processing system employing dynamic instruction formatt

Details Computer processing system employing dynamic instruction formatt Computer processing system employing dynamic instruction formatt

1995-04-13

1997-12-16

Treat, William M.

395379, 395388, 395389, 395394, 395386, G06F 938

Patent

active

056995369

ABSTRACT:
A computer processing apparatus includes a buffer called a decoded instruction buffer (DIB), which is used to store groups of commands representing instructions that can be executed in parallel. Each pattern in a DIB group may be an encoding of a long instruction termed a long decoded instruction (LDI). The DIB works in conjunction with a conventional computer processing apparatus consisting of a memory system, an instruction queue, and an instruction dispatch unit feeding into a set of execution units. When an instruction is not available in the DIB, this and subsequent instructions are fetched from the memory system into the instruction queue and executed in a conventional way.
Simultaneous with the execution of instructions by the conventional apparatus, a group formatter creates a set of LDIs, each of which is an alternate encoding of a set of the original instructions which can be executed in parallel. In constructing the LDIs, the group formatter analyzes the dependency between instructions and instruction latency. Each set of LDIs constructed by the group formatter is saved in the DIB so that the next execution of the same set of instructions can be executed directly from the DIB on the full complement of functional units and will not require the effort of dependency and latency analysis.

REFERENCES:
patent: 4484272 (1984-11-01), Green
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5016163 (1991-05-01), Jesshope et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5127104 (1992-06-01), Dennis
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5297281 (1994-03-01), Emma et al.
patent: 5299321 (1994-03-01), Iizuka
patent: 5347639 (1994-09-01), Rechtschaffen et al.
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5502826 (1996-03-01), Vassiliadis et al.
R. Cohn, T. Gross, M. Lam and P.S. Tseng, "Architecture and Compiler Tradeoffs for a Long Instruction Word", pp. 2-14, Architectural Support for Progr. Lang., Operat. Systems, 3 Apr. 1989, Boston, MA (1989).
B. Ramakrishna Rau et al, "Instruction-Level Parallel Processing: History, Overview, and Perspective", J. of Supercomputing, 7, 9-50 (1993).
A. Nicolau et al. "Measuring the Parallelism Available for Very Long Instruction Word Architectures" Nov. 1984, IEEE Trans. on Computers, vol. c-33, #11.
M.E. Ebcioglu et al. "Method and Apparatus for Dynamic Conversion of Computer Instructions" S.N. 08/146,547, Filed Nov. 2, 1993 Group Art Unit: 2302, Preliminary Class: 395.
J.K.F. Lee et al. "Branch Prediction Strategies and Branch Target Buffer Design", Computer 17 (1984) Jan. #1, Long Beach, CA. pp. 6-22.
J.E. Requa et al., "The Piecewise Data Flow Architecture: Architectural Concepts", IEEE Trans. on Computers, vol. c-32 #5, May 1983.
G.F. Grohoski "Machine organization of the IBM RISC System/6000 Processor", IBM J. Res. Develop., vol. 34, #1, Jan. 1990, pp. 37-58.
J. Cocke et al. "The evolution of RISC technology at IBM", IBM J. Res. Develop., vol. 34, #1, Jan. 1990, pp. 4-36.
J.D. Johnson, "Expansion Caches for Superscalar Processors", Jun. 1994 Tech. Rpt. #CSL-TR-94-630 NASA.
M. Franklin et al., "A Fill-Unit Approach to Multiple Instruction Issue", MICRO 27, Nov. 1994 San Jose, CA. ACM 0-89791-808 pp. 162-170.
S.W. Melvin et al, "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines", 1988 IEEE pp. 60-63.
T. R. Halfhill, "INTEL'S P6" Apr. 1995, BYTE pp. 42-58.
R.J. Eickemeyer et al, "Interlock Collapsing ALU for Increased Instruction-Level Paralellism", Proc. 25th Annual International Sym. on Microarchitecture MICRO 25, IEEE Dec. 1992 pp. 149-157.
H.S. Stone, "High Performance Computer Architecture", Addison-Wesley Publishing Co., 1987, pp. 29-39.

Affiliated with

Also associated with

Rating

Computer processing system employing dynamic instruction formatt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer processing system employing dynamic instruction formatt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer processing system employing dynamic instruction formatt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-217154