Boots – shoes – and leggings
Patent
1981-10-01
1984-12-04
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1516, G06F 1506
Patent
active
044868260
ABSTRACT:
A fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units.
Arbitration circuits of unusual speed and simplicity provide units of the computing module with access to the common bus structure according to the priority of each unit.
The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure.
REFERENCES:
patent: 3665173 (1972-05-01), Bouricus et al.
patent: 3795901 (1974-03-01), Boehm et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4245344 (1981-01-01), Richter
patent: 4253147 (1981-02-01), McDougall et al.
patent: 4356546 (1982-10-01), Whiteside et al.
"A Highly Efficient Redundancy Scheme: Self-Purging Redundancy"--Losq, I.E.E.E. Transaction on Computers vol. C-25, No. 6 Jun. 1976, pp. 569-578.
"A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures"--Su, I.E.E.E. Transaction on Computers vol. C-29, No. 3 Mar. 1980, pp. 254-258.
"Pluribus--An Operational Fault-Tolerant Multiproccesor"--Katsuki Proceedings of the I.E.E.E. vol. 66, No. 10--Oct. 1978, pp. 1146-1159.
"Architectures for Fault Tolerant Spacecraft Computers"--Rennels Proceedings of the I.E.E.E. vol. 66, No. 10, Oct. 1978.
"N-Fail Safe Logical Systems"--Takaoka--I.E.E.E. Transactions on Computers vol. C-20 No. 5, May 1971, pp. 536-542.
"Fault Tolerant Microcomputer Systems for Aircraft" Conference: Conference on Computer Systems and Technology, Brighton, Sussex, England, Mar. 29-31 1977--Author Depledge.
Anderson & Lee, Fault Tolerance, Principles and Practice Prentice-Hall International, New Jersey, 1981.
Baty Kurt F.
Samson Joseph E.
Wolff Kenneth T.
Dorsey Daniel K.
Shaw Gareth D.
Stratus Computer, Inc.
LandOfFree
Computer peripheral control apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer peripheral control apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer peripheral control apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1585907