Boots – shoes – and leggings
Patent
1994-10-25
1997-05-13
Geckil, Mehmet B.
Boots, shoes, and leggings
395390, 364DIG1, 3642613, 3642615, G06F 938
Patent
active
056301570
ABSTRACT:
Computer system with multiple, out-of-order, instruction issuing system suitable for superscalar processors with a RISC organization, also has a Fast Dispatch Stack (FDS), a dynamic instruction scheduling system that may issue multiple, out-of-order, instructions each cycle to functional units as dependencies allow. The basic issuing mechanism supports a short cycle time and its capabilities are augmented. Condition code dependent instructions issue in multiples and out-of-order. A fast register renaming scheme is presented. An instruction squashing technique enables fast precise interrupts and branch prediction. Instructions preceding and following one or more predicted conditional branch instructions may issue out-of-order and concurrently. The effects of executed instructions following an incorrectly predicted branch instruction or an instruction that causes a precise interrupt are undone in one machine cycle.
REFERENCES:
patent: 4293910 (1981-10-01), Flusche et al.
patent: 4498136 (1985-02-01), Sproul, III
patent: 4654785 (1987-03-01), Nishiyama et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4760520 (1988-07-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4920477 (1990-04-01), Colwell et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4972342 (1990-11-01), Davis et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 4991090 (1991-02-01), Emma et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5075844 (1991-12-01), Jardine et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5185868 (1993-02-01), Tran
patent: 5185871 (1993-02-01), Frey et al.
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5228131 (1993-07-01), Ueda et al.
patent: 5257354 (1993-10-01), Comfort et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5471593 (1995-11-01), Branigin
"Design of a Computer: The Control Data 6600"; J.E. Thornton; Scott, Foresman & Company; Glenview, Illinois; 1970; pp. 12-140.
"Detection and Parallel Execution of Independent Instructions"; Garold S. Tjaden et al; IEEE Transactions on Computers, vol. C-19, No. 10, Oct. 1970; pp. 889-895.
"The IBM System/360 Model 91: Storage System"; L.J. Boland et al.; IBM Journal, Jan. 1967; pp. 54-68.
"A Fast Instruction Dispatch Unit for Multiple and Out-of-Sequence Issuances"; H.C. Torng; Professor of Elec. Engineering; Stanford University; Nov. 1987.
"Limits on Multiple Instruction Issue"; Michael D. Smith et al; Stanford Univ.; ASPLOS-III Proceedings; Apr. 1989.
"Design Choices for the HPSm Microprocessor Chip"; Wen-mei Hwu et al.; Proceedings of the 20th Annual Hawaii International Conference on System Sciences; 1987; pp. 330-336.
"Reducing the Cost of Branches"; Scott McFarling et al; Computer Systems Laboratory; Stanford University; 1986 IEEE; pp. 396-403.
"The ZS-1 Central Processor"; J.E. Smith et al; Astronautics Corporation of America; Madison, Wisconsin; 1987 ACM; pp. 199-204.
"Designing a VAX for High Performance"; Tryggve Fossum et al; 1990 IEEE; pp. 36-43.
"Pre-Decoding Mechanism for Superscalar Architecture"; Kenji Minagawa et al.; Toshiba Reseasrch and Development Center; Japan; 1991 IEEE; pp. 21-24.
"Fast Reset of Logical Facilities"; IBM Technical Disclosure Bulletin, vol. 31, No. 6, Nov. 1988; p. 275.
"Pipelined Register-Storage Architectures"; Steven R. Kunkel et al.; Univ. of Wisconsin-Madison; 1986 IEEE; pp. 515-517.
"The Performance Potential of Multiple Functional Unit Processors"; A.R. Pleszkun et al.; Univ. of Wisconsin-Madison; 1988 IEEE; pp. 37-43.
"An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors"; Ramon D. Acosta et al.; 1986 IEEE; pp. 815-828.
"Instruction Issue Logic for High-Performance, Interruptable Pipelined Processor"; Gurindar S. Sohi et al.; Univ. of Wisconsin-Madison; 1987 ACM.
"Implementing Precise Interrupts in Pipelined Processors"; James E. Smith; IEEE, vol. 37, No. 5, May 1988; pp. 562-573.
"The Metaflow Architecture"; Val Popescu et al; IEEE Micro; 1991 IEEE; Jun. 1991; vol. 11, No. 3; pp. 10-73.
"The performance Potential of Multiple Functional Unit Processors"; A.R. Pleszkun et al.; Univ. of Wisconsin-Madison; 1988 IEEE; Computer Architecture News; vol. 16, No. 2; pp. 37-44.
"Cache Memories"; Alan Jay Smith; Computing Surveys; vol. 14, No. 3, Sep. 1982; pp. 473-530.
"Dhrystone: A Synthetic Systems Programming Benchmark"; Reinhold P. Weicker; Computing Practices; Oct. 1984, vol. 27, No. 10; pp. 1013-1030.
"VLSI Processor Architecture"; John L. Hennessy; IEEE Transactions on Computers; vol. C-33, No. 12, Dec. 1984; pp. 1221-1246.
"Concurrent VLSI Architectures"; Charles L. Seitz; IEEE Transactions of Computers, vol. C-33, No. 12, Dec. 1984; pp. 1247-1265.
"Critical Issues Regarding HPS, A High Performance Microarchitecture"; Yale N. Patt et al.; Univ. of California, Berkeley; 1985 ACM; pp. 109-116.
"An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors"; Ramon D. Acosta; IEEE Transactions on Computers; vol. C-35, No. 9, Sep. 1986; pp. 815-828.
"HPSm, a High Peformance Restricted Data Flow Architecture Having Minimal Functionality"; Wen-mei Hwu et al; Univ. of California, Berkeley; IEEE 1986.
"New Computers for Artificial Intelligence Processing"; Benjamin W. Wah; Univ. of Illinois at Urbana-Champaign; 1987 IEEE; pp. 10-15.
"Reducing the Branch Penalty in Pipelined Processors"; David j. Lilja; Univ. of Illinois at Urbana-Champaign; 1988 IEEE; Jul. 1988; pp. 47-55.
"A VLIW Architecture for a Trace Scheduling Compiler"; Robert P. Colwell et al; IEEE Transactions on Computers, vol. 37, No. 8, Aug. 1988; pp. 967-979.
"HPSm2: A Refined Single-chip Microengine";Wen-mei W. Hwu et al; Univ. of Illinois, Urbana; 1988 IEEE; pp. 30-40.
"The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance"; Norman P. Jouppi; 1989 IEEE; pp. 1645-1658.
"Building Parallelism Into the Instruction Pipeline"; Scott Chan et al; Tandem Computers, Inc., Cupertino, California; High Performance Systems; pp. 52-58.
"SIMP: A Novel High-Speed Single-Processor Architecture"; Kazuaki Murakami et al; Dept. of Information Systems: Kyushu Univ.; Fukuoka, Japan; 1989 ACM; pp. 78-85.
"Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines"; Norman P. Jouppi et al; Digital Equipment Corp; Western Research Lab; 1989 ACM; pp. 272-282.
"Instruction scheduling for the IBM RISC System/6000 processor"; H.S. Warren, Jr.; IBM J. Res. Develop., vol. 34, No. 1, Jan. 1990.
"Machine organization of the IBM RISC System/6000 processor"; G.F. Grohoski; IBM J. Res. Develop., vol. 34, No. 1, Jan. 1990; pp. 37-58.
"Interrupt Handling for Out-of-Order Execution Processors"; H.C. Torng et al; School of Elec. Engineering; Phillips Hall, Cornell Univ.; Ithaca, NY; pp. 1-16 (with figures 1-9 included in addition to text pages).
"Limits on Multiple Instruction Issue"; Michael D. Smith et al; Stanford Univ; Center for Integrated Systems; 1989 ACM; pp. 290-302.
"Boosting Beyond Static Scheduling in a Superscalar Processor"; Michael D. Smith et al; Stanford Univ.; Computer Systems Lab; 1990 IEEE; pp. 344-354.
"Dynamic Instruction Scheduling and the Astronautics ZS-1"; James E. Smith; Astronautics Corp. of America; Jul. 1989 IEEE; pp. 21-35.
"Look-Ahead Processors"; Robert M. keller; Dept. of Elec. Engineering; Princeton Univ.; Computer Surveys, vol. 7, No. 4, Dec. 1975; pp. 177-195.
"Instruction Issue Logic in Pipelined Supercomputers"; Shlomo Weiss et al; IE
Belk Michael E.
Geckil Mehmet B.
International Business Machines - Corporation
LandOfFree
Computer organization for multiple and out-of-order execution of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer organization for multiple and out-of-order execution of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer organization for multiple and out-of-order execution of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1394543