Computer memory architecture including a replacement cache

Details Computer memory architecture including a replacement cache Computer memory architecture including a replacement cache

1993-12-09

1997-04-22

Chan, Eddie P.

395455, 395750, G06F 1208

Patent

active

056236271

ABSTRACT:
A microprocessor is provided with an integral, two level cache memory architecture. The microprocessor includes a microprocessor core and a set associative first level cache both located on a common semiconductor die. A replacement cache, which is at least as large as approximately one half the size of the first level cache, is situated on the same semiconductor die and is coupled to the first level cache. In the event of a first level cache miss, a first level entry is discarded and stored in the replacement cache. When such a first level cache miss occurs, the replacement cache is checked to see if the desired entry is stored therein. If a replacement cache hit occurs, then the hit entry is forwarded to the first level cache and stored therein. If a cache miss occurs in both the first level cache and the replacement cache, then a main memory access is commenced to retrieve the desired entry. In that event, the desired entry retrieved from main memory is forwarded to the first level cache and stored therein. When a replacement cache entry is removed from the replacement cache by the replacement algorithm associated therewith, that entry is written back to main memory if that entry was modified. Otherwise the entry is discarded.

REFERENCES:
patent: 4458310 (1984-07-01), Chang
patent: 5029126 (1991-07-01), Yamaguchi
patent: 5107465 (1992-04-01), Fung et al.
patent: 5185878 (1993-02-01), Barror et al.
patent: 5257361 (1993-10-01), Doi et al.
patent: 5261066 (1993-11-01), Jonppi et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5317718 (1994-05-01), Jonppi
patent: 5369753 (1994-11-01), Tipley
Mroz et al., "Advanced Clock Controller Cuts Power Need, Size of Static CMOS Systems", Oct. 4, 1984, pp. 185-191.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
"HP's PA7100LC: A Low-Cost Superscalar PA-RISC Processor"; Feb. 22, 1993; Patrick Knebel, et al.; IEEE Computer Society Press, Los Alamitos, CA, Digest of Papers, Feb. 22-26, 1993, pp. 441-447.
"Vertical Partitioning in Cache Hierarchies"; IBM Technical Disclosure Bulletin (Anonymous), vol. 30, No. 8, Jan., 1988, p. 33.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
Norman P. Jouppi, "Improving Direct-Mapped Cache Performance By The Addition Of A Small Fully-Associative Cache And Prefetch Buffers", IEEE Seventh Annual Symposium On Computer Architecture, 1990.

Affiliated with

Also associated with

Rating

Computer memory architecture including a replacement cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer memory architecture including a replacement cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer memory architecture including a replacement cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-349086