1985-02-04
1986-06-24
Chan, Eddie P.
Excavating
371 49, 371 21, 371 38, 364200, G06F 1108, G06F 1116
Patent
active
045970840
ABSTRACT:
A fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units.
REFERENCES:
patent: 3469239 (1969-09-01), Richmond et al.
patent: 3544973 (1970-12-01), Borck et al.
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3560935 (1971-02-01), Beers
patent: 3641505 (1972-02-01), Artz et al.
patent: 3768074 (1973-10-01), Sharp et al.
patent: 3795901 (1974-03-01), Boehm et al.
patent: 3820079 (1974-06-01), Bergh et al.
patent: 3879712 (1975-04-01), Edge et al.
patent: 3893084 (1975-07-01), Kotok et al.
patent: 3895353 (1975-07-01), Dalton
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4032893 (1977-06-01), Moran
patent: 4177510 (1979-12-01), Appell et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4233682 (1980-11-01), Liebergot et al.
patent: 4245344 (1981-01-01), Richter
patent: 4253147 (1981-02-01), McDougall et al.
patent: 4323966 (1982-04-01), Whiteside et al.
patent: 4484273 (1984-11-01), Stiffler et al.
Rennels, "Architecture for Fault-Tolerant Spacecraft Computers," Proceedings IEEE, vol. 66, No. 10, pp. 1255-1268, (1978).
Matick, Richard E.; Computer Storage Systems and Technology, Chapter 4, p. 306, John Wiley & Sons.
"Standard Specification for S-100 Bus Interface Devices", Computer, vol. 12, No. 7, Jul. 1979, pp. 28-52.
Kogge, Peter M., The Architecture of Pipelined Computers, Hemisphere Publishing Corp., 1981.
Hamming, R. W., "Error Detecting and Error Correcting Codes", The Bell System Technical Journal, vol. XXVI, Apr. 1950, No. 2, pp. 147-160.
The Bell System Technical Journal, Sep. 1964, pp. 1845-1847, 1872-1877, 1966-1980, 2021-2022.
Electronics, "Computers People Can Count On", Jan. 27, 1983, pp. 93-105.
Gorsline, G. W., Computer Organization Hardware/Software, Prentice-Hall, Inc., 1980, pp. 221-227.
AFIPS Conference Proceedings, vol. 41, Part II, 1972, "C.mmp--A Multi-mini-processor", W. A. Wulf & C. G. Bell, pp. 765-777.
Computer Design, "Design Motivations for Multiple Processor Microcomputer Systems", vol. 17, Mar. 1978, pp. 81-89.
Computing Surveys, "Multiprocessor Organization--A Survey", vol. 9, No. 1, Mar. 1977, pp. 103-129.
Mano, M., Computer System Architecture, Prentice-Hall, Inc., 1982, pp. 454-473.
Anderson & Lee, Fault Tolerance, Principles and Practice, Prentice-Hall International, N.J., 1981, Chapters 4 and 5.
Dynneson Ronald E.
Hendrie Gardner C.
Chan Eddie P.
Stratus Computer, Inc.
LandOfFree
Computer memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer memory apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2087928