Computer instruction prefetch system

Details Computer instruction prefetch system Computer instruction prefetch system

1994-09-16

1997-04-08

Auve, Glenn A.

395452, 395464, G06F 938

Patent

active

056196636

ABSTRACT:
An instruction prefetch system for a digital processor, and in particular a microcontroller which includes the prefetch system and instruction queue normally provided as part of the instruction fetch unit, to which is added a second instruction prefetch buffer in the system, preferably in the bus interface unit which serves as the memory interface unit. This added prefetch buffer has storage for only a small number of bytes or words, and operates to supply prefetched instructions to the queue in the instruction fetch unit. However, it operates under the following constraint: it only prefetches within the boundaries of each small block of code memory and stalls when a block boundary is reached until a new address appears. This approach combines some cache and prefetch principles for a limited cost design.

REFERENCES:
patent: 4583163 (1986-04-01), Kobayashi et al.
patent: 4847759 (1989-07-01), Oklobdzija
patent: 5269007 (1993-12-01), Hanawa et al.
patent: 5367657 (1994-11-01), Khare et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5473764 (1995-12-01), Chi

Affiliated with

Also associated with

Rating

Computer instruction prefetch system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer instruction prefetch system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer instruction prefetch system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402735