Boots – shoes – and leggings
Patent
1997-07-09
1998-11-17
Teska, Kevin J
Boots, shoes, and leggings
364491, G06F 1750
Patent
active
058389547
ABSTRACT:
A computer-implemented method of optimizing a time multiplexed programmable logic device includes identifying a micro cycle, identifying all look-up tables (LUTs) from a list of LUTs of the PLD that may be scheduled in the micro cycle, ordering the LUTs in priority order, selecting the M LUTs with the highest priority (wherein M is the number of real LUTs in the PLD), labeling the M LUTs with the current micro cycle number, removing the M LUTs from the list, identifying the next micro cycle, and if labelled LUTs exist, then repeating all steps, otherwise exiting the computer-implemented method. The step of ordering alternatively includes identifying the LUTs with the earliest latest-possible schedule, identifying the LUTs having input nets in which all LUTs are already scheduled, identifying the LUTs that include a pin on a net that has had at least one of its destination instances scheduled, identifying the LUTs that will complete a net that may be introduced in the micro cycle by the addition of a LUT earlier in a list of the LUTs, or identifying the LUTs that include a pin on a net that may be introduced in the micro cycle by the addition of a LUT earlier in a list of the LUTs. In another embodiment, the method includes the first three steps, then further includes determining whether the number of selected LUTs is equal to M, wherein M is less than or equal to the number of real LUTs in the programmable logic device. The steps of labeling and removing are repeated until the number of selected LUTs is equal to M. Then, the M LUTs with the current micro cycle number are labelled and removed from the list. The next micro cycle is then identified. If labelled LUTs exist, then all steps are repeated.
REFERENCES:
patent: 4750155 (1988-06-01), Hsieh
patent: 4821233 (1989-04-01), Hsieh
patent: 5019996 (1991-05-01), Lee
patent: 5144242 (1992-09-01), Zeilenga et al.
patent: 5377331 (1994-12-01), Drerup et al.
patent: 5426378 (1995-06-01), Ong
patent: 5426738 (1995-06-01), Hsieh et al.
patent: 5426744 (1995-06-01), Sawase et al.
patent: 5432388 (1995-07-01), Crafts et al.
patent: 5469577 (1995-11-01), Eng et al.
patent: 5583450 (1996-12-01), Trimberger et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5629637 (1997-05-01), Trimberger et al.
"Placement-Based Partitioning for Lookup-Table-Based FPGAs", by S. Trimberger and M. Chene, IEEE, Computer Design--ICCD '92, 1992 Int'l Conference, pp. 91-94.
"A Reprogrammable Gate Array and Applications", by S. Trimberger, Proceedings of the IEEE, vol. 81, No. 7, Jul. 1993, pp. 1030-1041.
"The Programmable Logic Data Book" copyright 1994, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
"Principles of CMOS VLSI Design, A Systems Perspective", N. Weste & K. Eshraghian, Addison-Wesley Publishing Company, 1988, pp. 160-164.
Paper presented at IEEE Workshop on FPGA's for Custom Computing Machines, FCCM '93, Apr. 1993 entitled "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators", Jonathan Babb, et al. Jan. 26, 1993, pp. 1-15.
Narasimha B. Bhat, Kamal Chaudhary, and Ernest S. Kuh, "Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device", Electronic Research Laboratory, College of Engineering, University of California, Berkeley, 1 Jun. 1993.
Andre DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", NE43-791, 545 Technology Square, Cambridge, MA 02139, 10 pages, Jan. 6, 1994.
Chi-Yuan Chin, et al., "A Dynamically Reconfigurable Interconnection Chip" Session XX:Special Purpose Accelerators; IEEE International Solid State Circuits Conference, pp. 276-277, 425, Feb. 27, 1987.
Laung-Terng Wang, et al. "SSIM: A Software Levelized Compiled-Code Simulator", 24th ACM/IEEE Design Automation Conference, 1987, Paper 2.1, pp. 2-8.
Randal E. Bryant , et al. "COSMOS: A Compiled Simulator for MOS Circuits", 24th ACM/IEEE Design Automation Conference, 1987, Paper 2.2, pp. 9-16.
Peter M. Maurer, "Scheduling Blocks of Hierarchical Compiled Simulation of Combinational Circuits", IEEE Transactions on Computer-Aided Design, vol. 10, No. 2, Feb. 1991, pp. 184-192.
David M. Lewis, "Hierarchical Compiled Event-Driven Logic Simulation", Department of Electrical Engineering, University of Toronto, IEEE, 1989, pp. 498-501.
Frejd Russell W.
Harms Jeanette S.
Klivans Norman R.
Teska Kevin J
Xilinx , Inc.
LandOfFree
Computer-implemented method of optimizing a time multiplexed pro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer-implemented method of optimizing a time multiplexed pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer-implemented method of optimizing a time multiplexed pro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895315