Boots – shoes – and leggings
Patent
1995-11-20
1998-11-10
Gordon, Paul P.
Boots, shoes, and leggings
36446803, 36446809, 364490, G06F 900, G06F 1100
Patent
active
058353780
ABSTRACT:
A digital computer includes a processor, a memory and a program which operate in combination for inputting a placement of cells for an integrated circuit chip, and a netlist of wiring nets interconnecting the cells. The placement is divided into a plurality of contiguous regions, and cell densities in the regions are computed in accordance with locations of the cells in the placement. Wiring densities in the regions are computed in accordance with the locations of the cells and the netlist. The shapes of the regions are altered to produce altered regions such that cell densities and wiring densities in the altered regions are more level or uniform. The placement is then altered such that the cells occupy locations in the altered regions which are relative to their locations in the original regions. The porosities of the cells can also be computed and used in the computation of the region shapes. The wiring densities are computed by constructing bounding boxes around the wiring nets, and computing horizontal and vertical total heights and widths of bounding boxes that overlap the regions. The altered shapes are generated by computing optimal sizes for the regions for containing the cells and required interconnect wiring, computing new lengths for edges of the regions, and iteratively recomputing new positions for corners of the regions using a mechanical mass-spring model until the system reaches equilibrium.
REFERENCES:
patent: 4613941 (1986-09-01), Smith et al.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5402358 (1995-03-01), Smith et al.
patent: 5404310 (1995-04-01), Mitsuhashi
patent: 5420800 (1995-05-01), Fukui
patent: 5539652 (1996-07-01), Tegethoff
patent: 5587923 (1996-12-01), Wong
patent: 5619419 (1997-04-01), D'Haeseleer et al.
Klanhans, J., et al.; Gordian:VLSI Placement by Quadric Programming and Slicing Optimization; IEEE Trans. on CAD, 1991, pp. 356-365.
Sun, W. and Sechan, C.; "A Loosely Coupled Parallel Algorithm for Standard Cell Placement"; Proceedings of IEEE/ACM IC-CAD Conference, 1994, pp. 137-144.
Aleshin Stanislav V.
Andreev Alexander E.
Boyle Douglas B.
Koford James S.
Kudryavtsev Valeriy B.
Gordon Paul P.
LSI Logic Corporation
LandOfFree
Computer implemented method for leveling interconnect wiring den does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer implemented method for leveling interconnect wiring den, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer implemented method for leveling interconnect wiring den will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1523785