Boots – shoes – and leggings
Patent
1997-07-11
1999-08-31
Grant, William
Boots, shoes, and leggings
36446801, 36446802, 365200, 365201, G06F 1900, G11C 700
Patent
active
059462140
ABSTRACT:
A computer is used to estimate a fabrication yield for a semiconductor product under design which includes a plurality of integrated circuit dies, each of which includes a memory cache having a predetermined redundancy scheme in the form of redundant rows and/or columns. A bitmap failure analysis of an existing semiconductor product including a plurality of integrated circuit dies having bitmap failure modes that are comparable to those of the product being designed is performed to obtain a number of failed caches. An observed repair rate is computed as a ratio of a number of the failed caches that can be repaired by the predetermined redundancy scheme to the number of failed caches. A model repair rate for the predetermined redundancy scheme which approximates the observed repair rate is computed using a multiple Poisson model including computed average numbers .lambda. of failures for the failure modes respectively. The numbers .lambda. are optimized by minimizing a least squares difference between the observed repair rates and the model repair rates. The fabrication yield is computed as a predetermined function of the model repair rate including scale factor(s) for the circuit on the wafer being designed. The method can be used to select a redundancy scheme for the wafer by computing fabrication yields for a plurality of candidate redundancy schemes, and selecting the redundancy scheme which has the highest return for additional test, manufacturing and design investment.
REFERENCES:
patent: 5497331 (1996-03-01), Iriki et al.
patent: 5598341 (1997-01-01), Ling et al.
patent: 5611066 (1997-03-01), Keele et al.
patent: 5627963 (1997-05-01), Gabillard et al.
patent: 5631868 (1997-05-01), Termullo, Jr. et al.
patent: 5633826 (1997-05-01), Tsukada
patent: 5708613 (1998-01-01), Creed et al.
patent: 5732029 (1998-03-01), Lee et al.
patent: 5809543 (1998-09-01), Byers et al.
patent: 5819054 (1998-10-01), Ninomiya et al.
Heavlin William D.
Kittler Richard C.
Wen Ping
Advanced Micro Devices
Alexander David G.
Baumgardner Carolyn T.
Grant William
LandOfFree
Computer implemented method for estimating fabrication yield for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer implemented method for estimating fabrication yield for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer implemented method for estimating fabrication yield for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2427879