Boots – shoes – and leggings
Patent
1996-02-15
1997-04-15
Gordon, Paul P.
Boots, shoes, and leggings
382233, 382235, 395102, 395109, 395112, G06F 700, G06F 1500
Patent
active
056216742
ABSTRACT:
A computer implemented method for compressing bit formats provided in a first packed data sequence. One embodiment of the method comprises the steps of generating, in response to executing a first instruction, a second packed data sequence by copying the first packed data sequence. A second step of masking, in response to executing a second instruction, a portion of the first packed data sequence. A third step of shifting data elements of the first packed data sequence, in response to executing a third instruction, wherein the data elements are independently shifted by separate shift counts. A fourth step of masking, in response to executing a fourth instruction, a portion of the second packed data sequence. A fifth step of generating, in response to executing a fifth instruction, a final result by joining the second and first packed data sequences.
REFERENCES:
patent: 4633483 (1986-12-01), Takahashi et al.
patent: 5218431 (1993-06-01), Gleicher et al.
patent: 5287420 (1994-02-01), Barrett
patent: 5446831 (1995-08-01), Yamashita et al.
Gray Patricia
Harrison Jackie
Keith Mike
Dolan Robert J.
Gordon Paul P.
Intel Corporation
LandOfFree
Computer implemented method for compressing 24 bit pixels to 16 does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer implemented method for compressing 24 bit pixels to 16 , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer implemented method for compressing 24 bit pixels to 16 will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-366554