Computer hardware instruction and method for computing populatio

Details Computer hardware instruction and method for computing populatio Computer hardware instruction and method for computing populatio

1993-02-19

1998-02-10

Harvey, Jack B.

Boots, shoes, and leggings

3649371, 3649372, 3649427, 364754, 395800, 395888, G06F 1700

Patent

active

057176167

ABSTRACT:
An apparatus and method for computing population counts of large bit strings. The present invention utilizes carry-save adders to reduce the time required to perform a population count on an operand in a register. Because carry-save adders do not propagate carries they are inherently faster than full adders utilized in the prior art. Additionally, the present invention implements a novel method for computing population counts whereby the operand bit string is split into smaller blocks and multiple partial population counts are performed. These smaller partial population counts require less time to compute than a full population count over the entire operand bit string.

REFERENCES:
patent: 4371951 (1983-02-01), Kort et al.
patent: 4766416 (1988-08-01), Noujaim
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5321823 (1994-06-01), Grundmann et al.
patent: 5455873 (1995-10-01), Cameron

Affiliated with

Also associated with

Rating

Computer hardware instruction and method for computing populatio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer hardware instruction and method for computing populatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer hardware instruction and method for computing populatio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2082719