Patent
1995-06-08
1998-02-17
Nguyen, Phu K.
395503, G06F 1572
Patent
active
057200190
ABSTRACT:
A graphics processing circuit for use in a graphics accelerator that includes a clipping processor, with a vertex input data path operatively connected to a vertex data input of the clipping processor. A clipping preprocessor has a vertex data input operatively connected to the vertex input data path and a control output operatively connected to a control input of the clipping processor. The clipping preprocessor is constructed and arranged to perform an evaluation of a relationship between primitive vertex data from the vertex input data path and a clip region and to provide a signal on the control output based on this evaluation.
REFERENCES:
patent: 4888712 (1989-12-01), Barkans et al.
patent: 4945500 (1990-07-01), Deering
patent: 5003497 (1991-03-01), Priem
patent: 5051737 (1991-09-01), Akeley et al.
patent: 5079719 (1992-01-01), Maillot et al.
patent: 5208909 (1993-05-01), Corona et al.
Computer Graphics: Principles and Practice Second Edition, Foley et al. (1990) pp. 125-126,868,872-873,878,891-893, 1990.
Koss Louise A.
Nash Mary Louise
Dickens Sabrina
Hewlett--Packard Company
Nguyen Phu K.
LandOfFree
Computer graphics system having high performance primitive clipp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer graphics system having high performance primitive clipp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer graphics system having high performance primitive clipp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1791293