Boots – shoes – and leggings
Patent
1980-08-01
1983-01-25
Thomas, James D.
Boots, shoes, and leggings
364578, G06F 944, G06F 922, G06F 946
Patent
active
043707092
ABSTRACT:
A microcoded central processing unit (CPU) is used to emulate the macroinstructions of a target computer. Each macroinstruction emulated is divided into two phases, an operand derivation or classification phase and an instruction execution phase. A microcontroller is provided to control each of the two separate phases. The two microcontrollers operate in parallel and simultaneously in performing their respective operations. The two microcontrollers are synchronized together so that when one microcontroller needs access to CPU resources that are currently under control of the opposite controller, the requesting microcontroller is put to sleep until the needed resource comes available before it continues its operations. Microcode is minimized by sectionalizing the micromemory such that certain microcode can be shared by both microcontrollers where common microcode is needed to emulate different macroinstructions. A three section micromemory is provided with the right section normally associated with the operand derivation, the left section associated with the instruction execution, and the middle micromemory available to either microcontroller. Either microcontroller may specify the address of any one of the three sections in micromemory. As a result of the manner in which the middle memory is shared by the microcontrollers, when a phase requires resources controlled by the commonly used microcode, those resources can be obtained without necessarily having to stop the operation of the other microcontroller. Throughput of the emulator is thereby increased.
The emulator also includes an interrupt unit for handing a priority system of peripheral interrupt requests.
REFERENCES:
patent: 3544969 (1970-12-01), Rakoczi et al.
patent: 3651482 (1972-03-01), Benson et al.
patent: 3760365 (1973-09-01), Kurtzberg et al.
patent: 3766532 (1973-10-01), Liebel, Jr.
patent: 3766533 (1973-10-01), Black et al.
patent: 3955180 (1976-05-01), Hirtle
patent: 4041461 (1977-09-01), Kratz
patent: 4096467 (1978-06-01), Millard et al.
patent: 4156903 (1979-05-01), Barton et al.
patent: 4167781 (1979-09-01), Beccia et al.
patent: 4199811 (1980-04-01), Borgerson et al.
patent: 4266281 (1981-05-01), Struger et al.
patent: 4313161 (1982-01-01), Hardin et al.
patent: 4325116 (1982-04-01), Kranz et al.
R. E. Fosdick, Technical Proposal for CMOS/SOS Standard Computer Emulation, Apr. 14, 1978.
R. Fosdick, CMOS/SOS Standard Computer Emulation, Sep., 1978.
N. Tinkelpaugh & R. E. Conklin, A Radiation Hardened Microprocessor Circuit Set and Its Application, May, 1979.
R. Fosdick, CMOS/SOS Standard Computer Simulation AN/UKY-20 Emulator, Design Report-8/79, Final Design Report-2/80.
Thomas James D.
Tracor, Inc.
Williams Jr. Archie E.
LandOfFree
Computer emulator with three segment microcode memory and two se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer emulator with three segment microcode memory and two se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer emulator with three segment microcode memory and two se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1627190