Boots – shoes – and leggings
Patent
1993-01-25
1995-10-03
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, 364578, 361729, 361699, 361683, H01L 2182, H01L 2500
Patent
active
054557755
ABSTRACT:
A computer design system is used to map a logical hierarchy corresponding to the logical functions of an electronic system into a physical hierarchy corresponding to the physical positioning of the actual electronic components which will implement the logical functions of the system. The logical hierarchy contains several levels of logical entities connected by signals, and the physical hierarchy contains physical packages corresponding to electronic components, such as integrated circuits. The mapping is accomplished by designating partition group assertions (PGAs) for each of the logical entities in the logical hierarchy. Each PGA corresponds to one of the physical packages in the physical hierarchy. Each entity is grouped by common PGA designation, and each signal of each entity is classified as external, if the signal connects entities located on different physical packages, or internal, if the signal connects entities located on the same physical package. The physical hierarchy for the electronic system is generated using lists of these logical entity groupings and signal classifications. An advantage of the present invention is that partitioning of a logical design into a physical design is done automatically.
REFERENCES:
patent: 3840863 (1974-10-01), Fuqua et al.
patent: 4479196 (1984-10-01), Ferrer et al.
patent: 4593351 (1986-06-01), Hong et al.
patent: 4646229 (1987-02-01), Boyle
patent: 4942541 (1990-07-01), Hoel et al.
patent: 5067091 (1991-11-01), Nakazawa
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5150279 (1992-09-01), Collins et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5245550 (1993-09-01), Miki et al.
patent: 5262959 (1993-11-01), Chkoreff
Partitioning and Placement Technique for CMOS Gate Arrays Odawara et al., IEEE 1987.
Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays, Francis et al, IEEE 1990.
Dagon: Technology Binding and Local Optimization by DAG Matching Keutzer, IEEE 1987.
Technology Mapping of Digital Circuits de Micheli, IEEE 1991.
Timing Optimization on Mapped Circuits Yoshikawa, IEEE 1991.
Huber Gary D.
Lichaa Harry
Magryta Romuald
Cutter Lawrence D.
International Business Machines - Corporation
Louis-Jacques Jacques H.
Reinke Wayne F.
Teska Kevin J.
LandOfFree
Computer design system for mapping a logical hierarchy into a ph does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer design system for mapping a logical hierarchy into a ph, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer design system for mapping a logical hierarchy into a ph will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081654