Boots – shoes – and leggings
Patent
1987-03-16
1989-04-18
Lall, Parshotam S.
Boots, shoes, and leggings
364490, 364489, 364488, G06F 1560
Patent
active
048232769
ABSTRACT:
A computer-aided automatic wiring method is disclosed, which determines a wiring pattern for a semiconductor IC device in which function blocks are arranged on a substrate and channel are defined around the blocks to serve as wiring regions. First, electrical connecting paths between associated blocks at one channel (a first channel) are determined to obtain a normal wiring pattern in accordance with a bonding request. Subsequently, if another channel (a second channel) already subjected to normal wiring is present among channels adjacent to the first channel, these channels are merged before the next channel is subjected to normal wiring so as to define a new expanded channel (a third channel). A combined wiring pattern of the third channel, obtained simply by combining wiring patterns of the first and second channels, is then modified conform to the shortest routing rule. If a vacant space is found in the modified wiring pattern, the space is removed to reduce the size of the third channel. The processing is repeatedly executed with respect to every channel, thereby optimizing the entire wiring pattern of the IC device to maximize its packing density.
REFERENCES:
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4613941 (1986-09-01), Smith et al.
patent: 4630219 (1986-12-01), Di Giacomo et al.
patent: 4754408 (1988-06-01), Carpenter et al.
"Computer-Aided Wiring Designs", by J. L. Kallas, Bell Laboratories Record, Nov. 1964, pp. 343-349.
"Theory and Concepts of Circuit Layout", by T. C. Hu et al., IEEE Press, Jan. 1985, pp. 3-18.
"An Over-Cell Gate Array Channel Router", by H. E. Krohn, IEEE 20th Design Automation Conference, 1983, pp. 665-670.
"Automatic Placement and Routing of Gate Arrays", by G. Robson, VLSI Design, vol. V, No. 4, Apr. 1984, pp. 35-43.
IEEE 19th DA Conf., pp. 46-50, A New Two-Dimensional Routing Algorithm; C. P. Hsu; 1982.
IEEE Proceedings of ICC-D, pp. 468-471, Rectilinear Area Routing: A Channel Router Approach; J. A. Hudson et al., 1985.
IEEE Proceedings of ISCAS, pp. 29-30, A New Routing Region Definition and Ordering Scheme Using L Shaped Channels, W. Dai et al., 1985.
Kabushiki Kaisha Toshiba
Lall Parshotam S.
Trans V. N.
LandOfFree
Computer-aided automatic wiring method for semiconductor integra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer-aided automatic wiring method for semiconductor integra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer-aided automatic wiring method for semiconductor integra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2400208