Computationally efficient mathematical engine

Details Computationally efficient mathematical engine Computationally efficient mathematical engine

2003-09-24

2008-09-30

Mai, Tan V (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07430577

ABSTRACT:
A method and system for performing many different types if algorithms utilizes a single mathematical engine such that the mathematical engine is capable of utilizing the same multipliers for all of the algorithms. The mathematical engine includes a selectively controlled parallel output register, at least one selectively controlled memory, and a plurality of processing elements. The output register, the memory and the processing elements are selectively controlled depending upon the algorithm to be performed.

REFERENCES:
patent: 3535694 (1970-10-01), Anacker et al.
patent: 4811210 (1989-03-01), Maculay
patent: 4872131 (1989-10-01), Kubota et al.
patent: 4942608 (1990-07-01), Shigehara
patent: 5179531 (1993-01-01), Yamaki
patent: 5268856 (1993-12-01), Wilson
patent: 5301340 (1994-04-01), Cook
patent: 5974435 (1999-10-01), Abbott et al.
patent: 6141673 (2000-10-01), Thayer et al.
patent: 6298366 (2001-10-01), Gatherer et al.
patent: 6317770 (2001-11-01), Lim et al.
patent: 6334176 (2001-12-01), Scales, III et al.
patent: 6366937 (2002-04-01), Shridhar et al.
patent: 6401194 (2002-06-01), Nguyen et al.
patent: 6526430 (2003-02-01), Hung et al.
patent: 6530010 (2003-03-01), Hung et al.
patent: 6922716 (2005-07-01), Desai et al.
patent: 0952516 (1999-10-01), None
patent: 1335299 (2003-08-01), None
patent: 11306163 (1999-11-01), None
patent: 2001236496 (2001-08-01), None
patent: 2002202964 (2002-07-01), None
patent: 2002527808 (2002-08-01), None
patent: 00/22503 (2000-04-01), None
Catthoor et al., “Efficient Microcoded Processor Design for Fixed Rate DFT and FFT1”, Journal of VLSI Signal Processing Systems For Signal, Image, and Video Technology, vol. 1, No. 4, Apr. 1, 1990, pp. 287-306.
Catthoor et al., “Efficient Microcoded Processor Design for Fixed Rate DFT and FFT1”, Journal of VLSI Signal Processing Systems For Signal, Image, and Video Technology, vol. 1, No. 4, Apr. 1, 1990, pp. 287-306.

Affiliated with

Also associated with

Rating

Computationally efficient mathematical engine does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computationally efficient mathematical engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computationally efficient mathematical engine will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3984685