Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-03-25
1999-08-10
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 752
Patent
active
059352027
ABSTRACT:
A multiplier in a data processing system has a modified compressor structure which is configured to alleviate both a tendency of the multiplier to be wire bound and to optimize a circuit area required to implement the multiplier. In the modified compressor structure, all inputs to the compressor are not of the same weight, all outputs of the compressor are not of the same weight, and carry values generated during the compression process are no longer all shifted in a same direction. Instead, in the compressor, a mixture of sum values and carry values generated during a compression process are reduced within the compressor. By modifying the compressor so that it is no longer limited to receiving only inputs having a same weight, there is a reduced input/output signal requirement and, therefore, the compressor has less global interconnect requirements. Additionally, the layout of the compressor reduces an amount of "stagger" of multiplier because the weight of the values provided by the input Booth multiplexers to the compressor are not required to be the same.
REFERENCES:
patent: 4752905 (1988-06-01), Nakagawa et al.
patent: 5181185 (1993-01-01), Han et al.
patent: 5343416 (1994-08-01), Eisig et al.
Booth, Andrew D., "A Signed Binary Multiplication Technique," Q.J. Mech. Appl. Math., 4:236-240 (1951) Oxford University Press, pp. 100-104.
Wallace, C.S., "A Suggestion for a Fast Multiplier," IEEE Trans. Electron. Comput., EC-13:14-17 (1964), pp. 114-117.
Dadda, L., "Some Schemes for Parallel Multipliers," Alta Freq., 34:349-356 (1965), pp. 118-125.
Saunders, D.M. et al., "High-Speed Multiplier," IBM Technical Disclosure Bulletin, vol. 13, No. 2, Jul., 1970, pp. 546-548.
Swartzlander, Earl E., Jr., "Computer Arithmetic," Computer Engineering Handbook, vol. 1, Ch. 4, McGraw-Hill, Inc. (1980).
Weste, Neil H.E., et al., "Principles of CMOS VLSI Design, A Systems Perspective," CMOS Subsystem Design, Addison-Wesley Publishing Co., Jun., 1988, p. 314.
Sam, Homayoon et al., "Generalized Multibit Recoding of Two's Complement Binary Numbers and Its Proof with Application in Multiplier Implementations," IEEE Transactions on Computers, vol. 39, No. 8, Aug., 1990, pp. 1005-1014.
"Booth Muxes Interleaved with Carry Save Adders Array," IBM Technical Disclosure Bulletin, vol. 38, No. 7, Jul. 1995, pp. 177-178.
England Anthony V. S.
International Business Machines - Corporation
Mai Tan V.
LandOfFree
Compressor circuit in a data processor and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compressor circuit in a data processor and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compressor circuit in a data processor and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1115051