Compression of processor instructions

Details Compression of processor instructions Compression of processor instructions

2011-03-22

2011-03-22

Petranek, Jacob (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction decoding

Reexamination Certificate

active

07913065

ABSTRACT:
A custom processor is adapted for performing at least one predetermined application. The instruction sequence for the custom processor is compressed by performing at least one identification process on the instructions of the instruction sequence, in order to identify relationships between the contents of the bit positions in the instructions. A compressed instruction sequence then includes one compressed instruction corresponding to each instruction of the predetermined instruction sequence, with each compressed instruction comprising a reduced number of bits, based on the identified relationships between the contents of said bit positions in said instructions of said predetermined instruction sequence.

REFERENCES:
patent: 6779101 (2004-08-01), Berg et al.
patent: 7409530 (2008-08-01), Kim et al.
Wayne Wolf et al. “Code compression for VLIW processors using variable-to-fixed coding” ACM, Oct. 2002. pp. 138-143.
Hennessy, J.L., Patterson, D.A. “Computer Organization: The Hardware/Software Interface” Morgan Kaufmann Publishers 2ndedition, Jan. 1998, pp. 466-476.
Aditya, Shail B. et al.; “Automatic Design of VLIW and EPIC Instruction Formats”; 2000, HP Laboratories, HPL-1999-94, 110 pages.
Colwell, Robert P. et al.; “A VLIW Architecture for a Trace Scheduling Compiler”; 1987, Multiflow Computer, pp. 180-192.
Heikkinen, Jari et al.; “Code Compression on Transport Triggered”; Institute of Digital and Computer Systems, 10 pages.
Heikkinen, Jari et al.; “Dictionary-Based Program Compression on Transport Triggered Architectures”; Tampere University of Technology, 4 pages.
Heikkinen, Jari et al.; “Evaluating Template-Based Instruction Compression on Transport Triggered Architectures”; Tampere University of Technology, 6 pages.
Jackson, Rob et al.; “Reconfigurable Radio with FPGA Based Application Specific Processors”; Altera European Technology Centre, 5 pages.
Nam, Sang-Joon et al.; “Improving Dictionary-Based Code Compression in VLIW Architectures”; 1999, IEICE Trans. Fundamentals, vol. E83, No. 11, pp. 2318-2324.
Suzuki, Hiroaki et al.; “Novel VLIW Code COmpaction Method for a 3D Geometry Processor”; 2000, IEEE Custom Integrated Circuits Conference, pp. 555-558.

Affiliated with

Also associated with

Rating

Compression of processor instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compression of processor instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compression of processor instructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2762492